n8i(h ARM Juno development board (r1)"arm,juno-r1arm,junoarm,vexpress"1refclk7372800hz fixed-clock=Jp Zjuno:uartclkmAclk48mhz fixed-clock=Jl Zclk48mhzmEclk50mhz fixed-clock=JZsmc_clkm refclk100mhz fixed-clock=J Zapb_pclkm refclk400mhz fixed-clock=Jׄ Zfaxi_clkm;clk24mhz fixed-clock=Jn6Zjuno_mb:clk24mhzmclk25mhz fixed-clock=J}x@Zjuno_mb:clk25mhzmrefclk1mhz fixed-clock=JB@Zjuno_mb:refclk1mhzmrefclk32khz fixed-clock=JZjuno_mb:refclk32khzmmcc-sb-3v3regulator-fixed uMCC_SB_3V32Z2Zmgpio-keys gpio-keyspower-button2tPOWER home-button2fHOME rlock-button2RLOCK vol-up-button2sVOL+ vol-down-button2rVOL- nmi-button2cNMI bus@8000000 simple-bus"1 *DEF    motherboard-bus@8000000arm,vexpress,v2p-p1simple-bus"1x 8R@flash@0arm,vexpress-flashcfi-flash RV adisabledpartitionsarm,arm-firmware-suiteethernet@200000000smsc,lan9118smsc,lan9115 Rhsmii|iofpga-bus@300000000 simple-bus"1 sysctl@20000arm,sp810arm,primecellR refclktimclkapb_pclk=0Ztimerclken0timerclken1timerclken2timerclken3 mapbregs@10000sysconsimple-mfdR "1led@8,0register-bit-ledR % vexpress:0 heartbeat&onled@8,1register-bit-ledR % vexpress:1mmc0&offled@8,2register-bit-ledR % vexpress:2cpu0&offled@8,3register-bit-ledR % vexpress:3cpu1&offled@8,4register-bit-ledR % vexpress:4cpu2&offled@8,5register-bit-ledR %  vexpress:5cpu3&offled@8,6register-bit-ledR %@ vexpress:6&offled@8,7register-bit-ledR % vexpress:7&offmmc@50000arm,pl180arm,primecellRh4B mclkapb_pclkkmi@60000arm,pl050arm,primecellRh KMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecellRh KMIREFCLKapb_pclkwatchdog@f0000arm,sp805arm,primecellRh wdog_clkapb_pclktimer@110000arm,sp804arm,primecellRh timclken1timclken2apb_pclktimer@120000arm,sp804arm,primecellRh timclken1timclken2apb_pclkrtc@170000arm,pl031arm,primecellRh  apb_pclkgpio@1d0000arm,pl061arm,primecellRh  apb_pclkN^jmtimer@2a810000arm,armv7-timer-memR*J"1*aokayframe@2a830000 h<Rmhu@2b1f0000arm,mhu-doorbellarm,primecellR+h$#  apb_pclkARM-MHUmRiommu@2b400000arm,mmu-400arm,smmu-v1R+@h&&  adisablediommu@2b500000arm,mmu-401arm,smmu-v1R+Ph((aokaym8iommu@2b600000arm,mmu-401arm,smmu-v1R+`h** minterrupt-controller@2c010000arm,gic-400arm,cortex-a15-gic@R,, , , "1j h ?,mv2m@0arm,gic-v2m-frameRm7v2m@10000arm,gic-v2m-frameRv2m@20000arm,gic-v2m-frameRv2m@30000arm,gic-v2m-frameRtimerarm,armv8-timer0h ?? ? ?etf@20010000 arm,coresight-tmcarm,primecellR   apb_pclk m3in-portsportendpoint mout-portsportendpoint mKtpiu@20030000!arm,coresight-tpiuarm,primecellR   apb_pclk m5in-portsportendpointmfunnel@20040000+arm,coresight-dynamic-funnelarm,primecellR   apb_pclk out-portsportendpointm in-ports"1port@0Rendpointmport@1Rendpointm$etr@20070000 arm,coresight-tmcarm,primecellR   apb_pclk m2in-portsportendpointmstm@20100000 arm,coresight-stmarm,primecell R (stm-basestm-stimulus-base  apb_pclk m4out-portsportendpointmGreplicator@20120000/arm,coresight-dynamic-replicatorarm,primecellR   apb_pclk out-ports"1port@0Rendpointmport@1Rendpointmin-portsportendpointmJcpu-debug@22010000&arm,coresight-cpu-debugarm,primecellR"  apb_pclk  etm@22040000"arm,coresight-etm4xarm,primecellR"  apb_pclk  mout-portsportendpointmcti@22020000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellR"  apb_pclk $ funnel@220c0000+arm,coresight-dynamic-funnelarm,primecellR"   apb_pclk out-portsportendpointmin-ports"1port@0Rendpointmport@1Rendpointmcpu-debug@22110000&arm,coresight-cpu-debugarm,primecellR"  apb_pclk  etm@22140000"arm,coresight-etm4xarm,primecellR"  apb_pclk  m out-portsportendpointmcti@22120000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellR"  apb_pclk $  cpu-debug@23010000&arm,coresight-cpu-debugarm,primecellR#  apb_pclk  !etm@23040000"arm,coresight-etm4xarm,primecellR#  apb_pclk  !m#out-portsportendpoint"m%cti@23020000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellR#  apb_pclk $# !funnel@230c0000+arm,coresight-dynamic-funnelarm,primecellR#   apb_pclk out-portsportendpoint$min-ports"1port@0Rendpoint%m"port@1Rendpoint&m*port@2Rendpoint'm-port@3Rendpoint(m0cpu-debug@23110000&arm,coresight-cpu-debugarm,primecellR#  apb_pclk  )etm@23140000"arm,coresight-etm4xarm,primecellR#  apb_pclk  )m+out-portsportendpoint*m&cti@23120000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellR#  apb_pclk $+ )cpu-debug@23210000&arm,coresight-cpu-debugarm,primecellR#!  apb_pclk  ,etm@23240000"arm,coresight-etm4xarm,primecellR#$  apb_pclk  ,m.out-portsportendpoint-m'cti@23220000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellR#"  apb_pclk $. ,cpu-debug@23310000&arm,coresight-cpu-debugarm,primecellR#1  apb_pclk  /etm@23340000"arm,coresight-etm4xarm,primecellR#4  apb_pclk  /m1out-portsportendpoint0m(cti@23320000:arm,coresight-cti-v8-archarm,coresight-ctiarm,primecellR#2  apb_pclk $1 /cti@20020000 arm,coresight-ctiarm,primecellR   apb_pclk "1trig-conns@0R5F Xj$2trig-conns@1R5F Xj$3trig-conns@2R5FXj$4trig-conns@3RXj$5cti@20110000 arm,coresight-ctiarm,primecellR   apb_pclk "1trig-conns@0R5FXj }sys_profilertrig-conns@1RXj }watchdogtrig-conns@2RXj }g_countergpu@2d000000arm,juno-maliarm,mali-t624R-$h!"  jobmmugpu6  adisabledsram@2e000000arm,juno-sram-nsmmio-sramR."1.scp-sram@0arm,scmi-shmemRmSscp-sram@80arm,scmi-shmemRmTscp-sram@100arm,scmi-shmemRmUscp-sram@180arm,scmi-shmemRmVpcie@40000000<arm,juno-r1-pcieplda,xpressrich3-axipci-host-ecam-genericpciR@"1T_PPB@@8C*7aokay8thermal-zonespmicd9socd9big-clusterd9aokaylittle-clusterd9aokaygpu0d9aokaygpu1d9aokayiommu@7fb00000arm,mmu-401arm,smmu-v1Rh__m:iommu@7fb10000arm,mmu-401arm,smmu-v1Rhccm<iommu@7fb20000arm,mmu-401arm,smmu-v1Rhaam?iommu@7fb30000arm,mmu-401arm,smmu-v1RheemDdma-controller@7ff00000arm,pl330arm,primecellR*lhXYZ[\lmnoH:::::::::; apb_pclkhdlcd@7ff50000 arm,hdlcdR h]<=pxlclkportendpoint>mChdlcd@7ff60000 arm,hdlcdR hU?=pxlclkportendpoint@mBserial@7ff80000arm,pl011arm,primecellR hSA uartclkapb_pclki2c@7ffa0000snps,designware-i2cR"1 hhJ5 hdmi-transmitter@70 nxp,tda998xRpportendpointBm@hdmi-transmitter@71 nxp,tda998xRqportendpointCm>usb@7ffb0000 generic-ohciR htDEusb@7ffc0000 generic-ehciR huDEmemory-controller@7ffd0000arm,pl354arm,primecellRhVW  apb_pclkmemory@80000000memory Rtlx-bus@60000000 simple-bus"1`*funnel@20130000+arm,coresight-dynamic-funnelarm,primecellR   apb_pclk out-portsportendpointFmHin-portsportendpointGmetf@20140000 arm,coresight-tmcarm,primecellR   apb_pclk mMin-portsportendpointHmFout-portsportendpointImLfunnel@20150000+arm,coresight-dynamic-funnelarm,primecellR   apb_pclk out-portsportendpointJmin-ports"1port@0RendpointJKm port@1RendpointJLmIcti@20160000 arm,coresight-ctiarm,primecellR   apb_pclk "1trig-conns@0R5F Xj$Mtrig-conns@1R 5 F }ela_clus_0trig-conns@2R 5 F }ela_clus_1aliasesU/serial@7ff80000chosen]serial0:115200n8psci arm,psci-0.2ismccpus"1cpu-mapcluster0core0 core1 cluster1core0 !core1 )core2 ,core3 /idle-statesppscicpu-sleep-0arm,idle-state},mOcluster-sleep-0arm,idle-state} mPcpu@0arm,cortex-a57Rcpupsci@@0=N6NOP^mcpu@1arm,cortex-a57Rcpupsci@@0=N6NOP^mcpu@100arm,cortex-a53Rcpupsci@@0=Q6NOP^Bm!cpu@101arm,cortex-a53Rcpupsci@@0=Q6NOP^Bm)cpu@102arm,cortex-a53Rcpupsci@@0=Q6NOP^Bm,cpu@103arm,cortex-a53Rcpupsci@@0=Q6NOP^Bm/l2-cache0cache @mNl2-cache1cache@mQpmu-a57arm,cortex-a57-pmuhqpmu-a53arm,cortex-a53-pmu0hq!),/firmwarescmi arm,scmitxrxRRST"1protocol@11Rm protocol@13R=txrxRRUVm6protocol@14R=m=protocol@15Rm9 modelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandleregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ondebounce-intervalwakeup-sourcelinux,codelabelgpiosranges#interrupt-cellsinterrupt-map-maskinterrupt-maparm,hbiarm,vexpress,siteregbank-widthstatusinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullclocksvdd33a-supplyvddvario-supplyclock-namesassigned-clocksassigned-clock-parentsoffsetlinux,default-triggerdefault-statemax-frequencyvmmc-supplygpio-controller#gpio-cellsinterrupt-controllerframe-number#mbox-cellsmbox-name#iommu-cells#global-interruptspower-domainsdma-coherentmsi-controllerremote-endpointiommusarm,scatter-gatherreg-namescpuarm,cs-dev-assocarm,trig-in-sigsarm,trig-in-typesarm,trig-out-sigsarm,trig-out-typesarm,trig-conn-nameinterrupt-namesdevice_typebus-rangelinux,pci-domaindma-rangesmsi-parentiommu-map-maskiommu-mappolling-delaypolling-delay-passivethermal-sensors#dma-cellsi2c-sda-hold-time-nsslave-modeserial0stdout-pathmethodentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-idle-statescapacity-dmips-mhzinterrupt-affinitymbox-namesmboxesshmem#power-domain-cells#thermal-sensor-cells