[8TP(XT ,LG Nexus 5X rev 1.02lg,bullheadqcom,msm8992=handsetJV  c daliasesq/soc/sdhci@f9824900v/soc/sdhci@f98a4900{/soc/serial@f991e000chosenserial0:115200n8clocksxo-board 2fixed-clock$ xo_boardsleep-clk 2fixed-clock sleep_clkcpus cpu@0cpu2arm,cortex-a53pscil2-cache2cachecpu@1cpu2arm,cortex-a53pscicpu@2cpu2arm,cortex-a53pscicpu@3cpu2arm,cortex-a53pscicpu@100cpu2arm,cortex-a57pscil2-cache2cachecpu@101cpu2arm,cortex-a57psci cpu-mapcluster0core0core1core2core3cluster1core0core1 firmwarescm2qcom,scm-msm8994qcom,scmmemory@80000000memoryhwlock2qcom,sfpb-mutex   pmu2arm,cortex-a53-pmu reserved-memory &dfps_data_mem@3400000@-smem_region@6a00000 -memory@7000000-memory@ca00000 -memory@c64000002qcom,rmtfs-mem@-4memory@c6700000p-memory@c7000000-memory@c9400000@-ramoops@1ff000002ramoopsCP\hmemory@3400000@ -smd 2qcom,smdrpm  r {rpm-requests2qcom,rpm-msm8994 rpm_requestsrpmcc2qcom,rpmcc-msm8992qcom,rpmccCpower-controller2qcom,msm8994-rpmpd opp-table2operating-points-v2 opp1opp2opp3opp4opp5opp6pm8994-regulators2qcom,rpm-pm8994-regulators $4H\ss1 5 5 s2s3  s4w@w@+s5 p ps7B@B@l1B@B@l2l3OOl4((l6w@w@l8w@w@l9w@w@l10w@w@l11OOl12w@w@l13w@-pl14OOl15w@w@l16)2)2l17)2)2l18--l19w@w@l20-p-pAU+l21w@w@Al22/M`/M`l23**l24.0l25w@w@l26l27l28B@B@l29l30l31CCl32pmi8994-regulators2qcom,rpm-pmi8994-regulatorsgus1boost-bypasssmem 2qcom,smemsmp2p-lpass 2qcom,smp2p  r  master-kernelmaster-kernelslave-kernel slave-kernelsmp2p-modem 2qcom,smp2p  r master-kernelmaster-kernelslave-kernel slave-kernelsoc & 2simple-businterrupt-controller@f90000002qcom,msm-qgic2 mailbox@f900d000%2qcom,msm8994-apcs-kpss-globalsyscon  watchdog@f9017000$2qcom,apss-wdt-msm8994qcom,kpss-wdtp!( timer@f9020000 &2arm,armv7-timer-memframe@f90210004  frame@f90230004  0 Adisabledframe@f90240004  @ Adisabledframe@f90250004  P Adisabledframe@f90260004  ` Adisabledframe@f90270004 p Adisabledframe@f90280004  Adisabledusb@f92f88002qcom,msm8994-dwc3qcom,dwc3/ & !rmsHcoreifacesleepmock_utmiTsrd$'yusb@f9200000 2snps,dwc3   high-speed peripheralsdhci@f9824900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4I@hc_memcore_mem{hc_irqpwr_irq!hvHcoreifacexodefaultsleep'1Aokay?sdhci@f98a4900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4I@hc_memcore_mem}hc_irqpwr_irq!iHcoreifacexodefaultsleep  !" #$% N&d' Adisableddma-controller@f99040002qcom,bam-v1.7.0@ !:Hbam_clkWbj)serial@f991e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm l Hcoreiface!H:defaultsleep'(Aokayi2c@f99230002qcom,i2c-qup-v2.2.10 _!;: Hcoreiface) ) txrxdefaultsleep*+  Adisabledspi@f99230002qcom,spi-qup-v2.2.10 _!<: Hcoreiface$) ) txrxdefaultsleep,-  Adisabledi2c@f99240002qcom,i2c-qup-v2.2.1@ `!=: Hcoreiface))txrxdefaultsleep./  Adisabledi2c@f99260002qcom,i2c-qup-v2.2.1` b!A: Hcoreiface))txrxdefaultsleep01  Adisabledi2c@f99270002qcom,i2c-qup-v2.2.1p c!C: Hcoreiface22txrxdefaultsleep34  Adisabledi2c@f99280002qcom,i2c-qup-v2.2.1 d!E: Hcoreiface))txrxdefaultsleep56  Adisableddma-controller@f99440002qcom,bam-v1.7.0@ !MHbam_clkWbj2serial@f995e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm r Hcoreiface![M22txrxdefaultsleep78 Adisabledi2c@f99630002qcom,i2c-qup-v2.2.10 e!NM Hcoreiface2 2 txrxdefaultsleep9:  Adisabledspi@f99660002qcom,spi-qup-v2.2.1` h!UM Hcoreiface$22txrxdefaultsleep;<  Adisabledi2c@f99670002qcom,i2c-qup-v2.2.1p i!VM Hcoreifacej22txrxdefaultsleep=>  Adisabledclock-controller@fc4000002qcom,gcc-msm8992@  Hxosleep!sram@fc4280002qcom,rpm-msg-ramB@restart@fc4ab000 2qcom,psholdJspmi@fc4c00002qcom,spmi-pmic-arbLLLcoreintrcnfg periph_irq b pmic@02qcom,pm8994qcom,spmi-pmic rtc@60002qcom,pm8941-rtc`a rtcalarmapon@8002qcom,pm8916-ponpwrkey2qcom,pm8941-pwrkey=  tresin2qcom,pm8941-resin=  Adisabledtemp-alarm@24002qcom,spmi-temp-alarm$$?#thermal4Eadc@31002qcom,spmi-vadc11 J?adc-chan@7\mvph_pwradc-chan@8 mdie_tempadc-chan@9  mref_625mvadc-chan@a  mref_1250mvadc-chan@eadc-chan@fgpios@c000 2qcom,pm8994-gpioqcom,spmi-gpios@@mpps@a0002qcom,pm8994-mppqcom,spmi-mppsAApmic@12qcom,pm8994qcom,spmi-pmic regulators2qcom,pm8994-regulatorspmic@22qcom,pmi8994qcom,spmi-pmic gpios@c000!2qcom,pmi8994-gpioqcom,spmi-gpiosB Bpmic@32qcom,pmi8994qcom,spmi-pmic regulators2qcom,pmi8994-regulators wled@d8002qcom,pmi8994-wledshort Adisabledsyscon@fd4840002sysconH@  pinctrl@fd5100002qcom,msm8992-pinctrlQ@ s&&blsp1-uart2-default blsp_uart2 gpio4gpio5'blsp1-uart2-sleepgpio gpio4gpio5(blsp2-uart2-default blsp_uart8gpio45gpio46gpio47gpio487blsp2-uart2-sleepgpiogpio45gpio46gpio47gpio488i2c1-default blsp_i2c1 gpio2gpio3*i2c1-sleepgpio gpio2gpio3+i2c2-default blsp_i2c2 gpio6gpio7.i2c2-sleepgpio gpio6gpio7/i2c4-default blsp_i2c4gpio19gpio200i2c4-sleepgpiogpio19gpio201i2c5-default blsp_i2c5gpio23gpio243i2c5-sleepgpiogpio23gpio244i2c6-default blsp_i2c6gpio28gpio275i2c6-sleepgpiogpio28gpio276i2c7-default blsp_i2c7gpio44gpio439i2c7-sleepgpiogpio44gpio43:blsp2-spi10-default;default blsp_spi10gpio53gpio54gpio55 csgpiogpio55blsp2-spi10-sleepgpio53gpio54gpio55<i2c11-default blsp_i2c11gpio83gpio84=i2c11-sleepgpiogpio83gpio84>blsp1-spi1-default,default blsp_spi1gpio0gpio1gpio3 csgpiogpio8blsp1-spi1-sleepgpio0gpio1gpio3-clk-on sdc1_clkclk-off sdc1_clkcmd-on sdc1_cmdcmd-off sdc1_cmddata-on sdc1_datadata-off sdc1_datarclk-on sdc1_rclkrclk-off sdc1_rclksdc2-clk-on sdc2_clk  sdc2-clk-off sdc2_clk#sdc2-cmd-on sdc2_cmd !sdc2-cmd-off sdc2_cmd$sdc2-data-on sdc2_data "sdc2-data-off sdc2_data%clock-controller@fd8c00002qcom,mmcc-msm8992RYHxogpll0mmssnoc_ahboxili_gfx3d_clk_srcdsi0plldsi0pllbytedsi1plldsi1pllbytehdmipll0!CC (TDDDDD d/0)<98p/Docmem@fdd000002qcom,msm8974-ocmem  ctrlmem & !C"Dr Hcoreiface gmu-sram@0timer2arm,armv8-timer0vph-pwr-regulator2regulator-fixedvph_pwr66Athermal-zonespm8994-thermal #1Etripspm8994-alert0AsMEpassivepm8994-critAHM Ecritical interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typeqcom,msm-idqcom,pmic-idqcom,board-idmmc1mmc2serial0stdout-path#clock-cellsclock-frequencyclock-output-namesphandledevice_typeregenable-methodnext-level-cachecache-levelcpusyscon#hwlock-cellsinterruptsrangesno-mapqcom,client-idconsole-sizerecord-sizeftrace-sizepmsg-sizeqcom,ipcqcom,smd-edgeqcom,remote-pidqcom,smd-channels#power-domain-cellsoperating-points-v2opp-levelvdd_l1-supplyvdd_l2_26_28-supplyvdd_l3_11-supplyvdd_l4_27_31-supplyvdd_l5_7-supplyvdd_l6_12_32-supplyvdd_l8_16_30-supplyvdd_l9_10_18_22-supplyvdd_l13_19_23_24-supplyvdd_l14_15-supplyvdd_l17_29-supplyvdd_l20_21-supplyvdd_l25-supplyvdd_lvs1_2-supplyregulator-min-microvoltregulator-max-microvoltregulator-allow-set-loadregulator-system-loadregulator-always-onregulator-boot-onvdd_s1-supplyvdd_bst_byp-supplymemory-regionqcom,rpm-msg-ramhwlocksqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cells#mbox-cellsclockstimeout-secframe-numberstatusclock-namesassigned-clocksassigned-clock-ratespower-domainsqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkmaximum-speeddr_modereg-namesinterrupt-namespinctrl-namespinctrl-0pinctrl-1bus-widthnon-removablemmc-hs400-1_8vcd-gpios#dma-cellsqcom,eeqcom,controlled-remotelynum-channelsqcom,num-eesdmasdma-namesspi-max-frequency#reset-cellsqcom,channelmode-bootloadermode-recoverydebouncebias-pull-uplinux,codeio-channelsio-channel-names#thermal-sensor-cells#io-channel-cellsqcom,pre-scalinglabelgpio-controllergpio-ranges#gpio-cellsqcom,cabcqcom,external-pfetfunctionpinsdrive-strengthbias-disablebias-pull-downinput-enableregulator-namepolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresis