`!8Xd(X,  ,Xiaomi Mi 4C2xiaomi,libraqcom,msm8992=handsetJV  c aliasesq/soc/sdhci@f9824900v/soc/sdhci@f98a4900chosen%{earlycon=tty0 console=tty0 maxcpus=1 framebuffer@34000002simple-framebuffer@^8 r8g8b88jnclocksxo-board 2fixed-clock$ xo_boardsleep-clk 2fixed-clock sleep_clkcpus cpu@0cpu2arm,cortex-a53pscil2-cache2cache"cpu@1cpu2arm,cortex-a53pscicpu@2cpu2arm,cortex-a53pscicpu@3cpu2arm,cortex-a53pscicpu@100cpu2arm,cortex-a57psci l2-cache2cache"cpu@101cpu2arm,cortex-a57psci cpu-mapcluster0core0.core1.core2.core3.cluster1core0. core1. firmwarescm2qcom,scm-msm8994qcom,scmmemory@80000000memoryhwlock2qcom,sfpb-mutex 2 9pmu2arm,cortex-a53-pmu Gpsci 2arm,psci-0.2 hvcreserved-memory dfps_data_mem@3400000@Rmemory@3401000@ Rsmem_region@6a00000 Rmemory@7000000Rmemory@ca00000@Rmemory@c64000002qcom,rmtfs-mem@RYmemory@c6700000pRmemory@c7000000Rmemory@c9400000@Rramoops@dfc000002ramoopshumodem_region@9000000 Rmodem_region@ea00000Rsmd 2qcom,smdrpm G  rpm-requests2qcom,rpm-msm8994 rpm_requestsrpmcc2qcom,rpmcc-msm8992qcom,rpmccEpower-controller2qcom,msm8994-rpmpd opp-table2operating-points-v2 opp1opp2opp3opp4opp5opp6pm8994-regulators2qcom,rpm-pm8994-regulators$5IYms3  s4w@w@7Pds5 p ps7B@B@l1B@B@l2l3OOl4((l6w@w@l8w@w@l9w@w@l10w@w@l11OOl12w@w@l13w@-pl14w@w@l15w@w@l16)2)2l17)2)2l18+|+|Pl19**l20-p-pPz7d!l21-p-pPl22--l23**l24.0l25B@B@l26lll27l28B@B@l29**l30w@w@l31CCl32w@w@lvs1lvs2pmi8994-regulators2qcom,rpm-pmi8994-regulatorss1boost-bypass06smem 2qcom,smemsmp2p-lpass 2qcom,smp2p G   master-kernelmaster-kernelslave-kernel slave-kernel)smp2p-modem 2qcom,smp2p G  master-kernelmaster-kernelslave-kernel slave-kernel)soc  2simple-businterrupt-controller@f90000002qcom,msm-qgic2) mailbox@f900d000%2qcom,msm8994-apcs-kpss-globalsyscon : watchdog@f9017000$2qcom,apss-wdt-msm8994qcom,kpss-wdtpGF timer@f9020000 2arm,armv7-timer-memframe@f9021000RG  frame@f9023000R G 0 _disabledframe@f9024000R G @ _disabledframe@f9025000R G P _disabledframe@f9026000R G ` _disabledframe@f9027000R Gp _disabledframe@f9028000R G _disabledusb@f92f88002qcom,msm8994-dwc3qcom,dwc3/  rmsfcoreifacesleepmock_utmirsr$'usb@f9200000 2snps,dwc3  G high-speed peripheralsdhci@f9824900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4I@hc_memcore_memG{hc_irqpwr_irqhvfcoreifacexodefaultsleep#- 7A_okayO^!jsdhci@f98a4900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4I@hc_memcore_memG}hc_irqpwr_irqifcoreifacexodefaultsleep #"#$ -%&' w(d7 _disableddma-controller@f99040002qcom,bam-v1.7.0@ G:fbam_clk+serial@f991e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm Gl fcoreifaceH:defaultsleep#)-* _disabledi2c@f99230002qcom,i2c-qup-v2.2.10 G_;: fcoreiface+ + txrxdefaultsleep#,--  _disabledspi@f99230002qcom,spi-qup-v2.2.10 G_<: fcoreiface$+ + txrxdefaultsleep#.-/  _disabledi2c@f99240002qcom,i2c-qup-v2.2.1@ G`=: fcoreiface++txrxdefaultsleep#0-1 _okayi2c@f99260002qcom,i2c-qup-v2.2.1` GbA: fcoreiface++txrxdefaultsleep#2-3  _disabledi2c@f99270002qcom,i2c-qup-v2.2.1p GcC: fcoreiface44txrxdefaultsleep#5-6 _okayi2c@f99280002qcom,i2c-qup-v2.2.1 GdE: fcoreiface++txrxdefaultsleep#7-8 _okaydma-controller@f99440002qcom,bam-v1.7.0@ GMfbam_clk4serial@f995e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm Gr fcoreiface[M44txrxdefaultsleep#9-:_okayi2c@f99630002qcom,i2c-qup-v2.2.10 GeNM fcoreiface4 4 txrxdefaultsleep#;-< _okayspi@f99660002qcom,spi-qup-v2.2.1` GhUM fcoreiface$44txrxdefaultsleep#=->  _disabledi2c@f99670002qcom,i2c-qup-v2.2.1p GiVM fcoreifacej44txrxdefaultsleep#?-@ _okayclock-controller@fc4000002qcom,gcc-msm8992@  fxosleepsram@fc4280002qcom,rpm-msg-ramB@restart@fc4ab000 2qcom,psholdJspmi@fc4c00002qcom,spmi-pmic-arbLLLcoreintrcnfg periph_irq G )pmic@02qcom,pm8994qcom,spmi-pmic rtc@60002qcom,pm8941-rtc`a rtcalarmGapon@8002qcom,pm8916-ponpwrkey2qcom,pm8941-pwrkeyG= (5tresin2qcom,pm8941-resinG= ( _disabledtemp-alarm@24002qcom,spmi-temp-alarm$G$@ALthermal]Fadc@31002qcom,spmi-vadc1G1 sAadc-chan@7vph_pwradc-chan@8 die_tempadc-chan@9  ref_625mvadc-chan@a  ref_1250mvadc-chan@eadc-chan@fgpios@c000 2qcom,pm8994-gpioqcom,spmi-gpioB)Bmpps@a0002qcom,pm8994-mppqcom,spmi-mppC)Cpmic@12qcom,pm8994qcom,spmi-pmic regulators2qcom,pm8994-regulatorss8 `@`Pzs11 `(Pzpmic@22qcom,pmi8994qcom,spmi-pmic gpios@c000!2qcom,pmi8994-gpioqcom,spmi-gpioD )Dpmic@32qcom,pmi8994qcom,spmi-pmic regulators2qcom,pmi8994-regulators wled@d8002qcom,pmi8994-wledGshort _disabledsyscon@fd4840002sysconH@  pinctrl@fd5100002qcom,msm8992-pinctrlQ@ G()(blsp1-uart2-default blsp_uart2 gpio4gpio5)blsp1-uart2-sleepgpio gpio4gpio5 *blsp2-uart2-default blsp_uart8gpio45gpio46gpio47gpio489blsp2-uart2-sleepgpiogpio45gpio46gpio47gpio48:i2c1-default blsp_i2c1 gpio2gpio3,i2c1-sleepgpio gpio2gpio3-i2c2-default blsp_i2c2 gpio6gpio70i2c2-sleepgpio gpio6gpio71i2c4-default blsp_i2c4gpio19gpio202i2c4-sleepgpiogpio19gpio20 3i2c5-default blsp_i2c5gpio23gpio245i2c5-sleepgpiogpio23gpio246i2c6-default blsp_i2c6gpio28gpio277i2c6-sleepgpiogpio28gpio278i2c7-default blsp_i2c7gpio44gpio43;i2c7-sleepgpiogpio44gpio43<blsp2-spi10-default=default blsp_spi10gpio53gpio54gpio55  csgpiogpio55blsp2-spi10-sleepgpio53gpio54gpio55>i2c11-default blsp_i2c11gpio83gpio84?i2c11-sleepgpiogpio83gpio84@blsp1-spi1-default.default blsp_spi1gpio0gpio1gpio3  csgpiogpio8blsp1-spi1-sleepgpio0gpio1gpio3/clk-on sdc1_clkclk-off sdc1_clkcmd-on sdc1_cmd(cmd-off sdc1_cmd(data-on sdc1_data(data-off sdc1_data(rclk-on sdc1_rclk rclk-off sdc1_rclk  sdc2-clk-on sdc2_clk "sdc2-clk-off sdc2_clk%sdc2-cmd-on sdc2_cmd( #sdc2-cmd-off sdc2_cmd(&sdc2-data-on sdc2_data( $sdc2-data-off sdc2_data('clock-controller@fd8c00002qcom,mmcc-msm8992RYfxogpll0mmssnoc_ahboxili_gfx3d_clk_srcdsi0plldsi0pllbytedsi1plldsi1pllbytehdmipll0EE (r /0)<98p/ocmem@fdd000002qcom,msm8974-ocmem  ctrlmem E"r fcoreiface gmu-sram@0timer2arm,armv8-timer0Gvph-pwr-regulator2regulator-fixed'vph_pwr66Pthermal-zonespm8994-thermal6LZFtripspm8994-alert0jsvEpassivepm8994-critjHv Ecriticalgpio_keys 2gpio-keys button@0 Volume Up zB5s interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typeqcom,msm-idqcom,pmic-idqcom,board-idmmc1mmc2bootargsrangesregwidthheightstrideformatclockspower-domains#clock-cellsclock-frequencyclock-output-namesphandledevice_typeenable-methodnext-level-cachecache-levelcpusyscon#hwlock-cellsinterruptsno-mapqcom,client-idconsole-sizerecord-sizeftrace-sizepmsg-sizeqcom,ipcqcom,smd-edgeqcom,remote-pidqcom,smd-channels#power-domain-cellsoperating-points-v2opp-levelvdd_l1-supplyvdd_l2_26_28-supplyvdd_l3_11-supplyvdd_l4_27_31-supplyvdd_l5_7-supplyvdd_l6_12_32-supplyvdd_l8_16_30-supplyvdd_l9_10_18_22-supplyvdd_l13_19_23_24-supplyvdd_l14_15-supplyvdd_l17_29-supplyvdd_l20_21-supplyvdd_l25-supplyvdd_lvs1_2-supplyregulator-min-microvoltregulator-max-microvoltregulator-allow-set-loadregulator-always-onregulator-system-loadregulator-boot-onvdd_s1-supplyvdd_bst_byp-supplymemory-regionqcom,rpm-msg-ramhwlocksqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cells#mbox-cellstimeout-secframe-numberstatusclock-namesassigned-clocksassigned-clock-ratesqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkmaximum-speeddr_modereg-namesinterrupt-namespinctrl-namespinctrl-0pinctrl-1bus-widthnon-removablemmc-hs400-1_8vvmmc-supplyvqmmc-supplycd-gpios#dma-cellsqcom,eeqcom,controlled-remotelynum-channelsqcom,num-eesdmasdma-namesspi-max-frequency#reset-cellsqcom,channelmode-bootloadermode-recoverydebouncebias-pull-uplinux,codeio-channelsio-channel-names#thermal-sensor-cells#io-channel-cellsqcom,pre-scalinglabelgpio-controllergpio-ranges#gpio-cellsqcom,cabcqcom,external-pfetfunctionpinsdrive-strengthbias-disablebias-pull-downinput-enableregulator-namepolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisautorepeatlinux,input-typewakeup-sourcedebounce-interval