G8B(B ,Huawei Nexus 6P2huawei,anglerqcom,msm8994=handsetJV  cZaliasesq/soc/sdhci@f9824900v/soc/sdhci@f98a4900{/soc/serial@f991e000chosenserial0:115200n8clocksxo-board 2fixed-clock$ xo_boardsleep-clk 2fixed-clock sleep_clkcpus cpu@0cpu2arm,cortex-a53pscil2-cache2cachecpu@1cpu2arm,cortex-a53pscicpu@2cpu2arm,cortex-a53pscicpu@3cpu2arm,cortex-a53pscicpu@100cpu2arm,cortex-a57pscil2-cache2cachecpu@101cpu2arm,cortex-a57psci cpu@102cpu2arm,cortex-a57psci cpu@103cpu2arm,cortex-a57psci cpu-mapcluster0core0core1core2core3cluster1core0core1 core2 core3 firmwarescm2qcom,scm-msm8994qcom,scmmemory@80000000memoryhwlock2qcom,tcsr-mutex   pmu2arm,cortex-a53-pmu psci 2arm,psci-0.2hvcreserved-memory &dfps_data_mem@3400000@-smem_region@6a00000 -memory@7000000-memory@ca00000 -memory@c64000002qcom,rmtfs-mem@-4memory@c6700000p-memory@c7000000-memory@c9400000@-smd 2qcom,smdrpm  C LZrpm-requests2qcom,rpm-msm8994 jrpm_requestsrpmcc2qcom,rpmcc-msm8994qcom,rpmcc<power-controller2qcom,msm8994-rpmpd|opp-table2operating-points-v2opp1opp2opp3opp4opp5opp6smem 2qcom,smemsmp2p-lpass 2qcom,smp2p  C  Zmaster-kernelmaster-kernelslave-kernel slave-kernel*smp2p-modem 2qcom,smp2p  C Zmaster-kernelmaster-kernelslave-kernel slave-kernel*soc & 2simple-businterrupt-controller@f90000002qcom,msm-qgic2* mailbox@f900d000%2qcom,msm8994-apcs-kpss-globalsyscon ; watchdog@f9017000$2qcom,apss-wdt-msm8994qcom,kpss-wdtpGN timer@f9020000 &2arm,armv7-timer-memframe@f9021000Z  frame@f9023000Z  0 gdisabledframe@f9024000Z  @ gdisabledframe@f9025000Z  P gdisabledframe@f9026000Z  ` gdisabledframe@f9027000Z p gdisabledframe@f9028000Z  gdisabledusb@f92f88002qcom,msm8994-dwc3qcom,dwc3/ & Grmsncoreifacesleepmock_utmizsr$'usb@f9200000 2snps,dwc3   high-speed  peripheralsdhci@f9824900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4I@hc_memcore_mem{hc_irqpwr_irqGhvncoreifacexo+defaultsleep9CMWgokayesdhci@f98a4900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4I@hc_memcore_mem}hc_irqpwr_irqGincoreifacexo+defaultsleep 9 C !" t#dM gdisableddma-controller@f99040002qcom,bam-v1.7.0@ G:nbam_clk}&serial@f991e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm l ncoreifaceGH:+defaultsleep9$C%gokayi2c@f99230002qcom,i2c-qup-v2.2.10 _G;: ncoreiface& & txrx+defaultsleep9'C(  gdisabledspi@f99230002qcom,spi-qup-v2.2.10 _G<: ncoreiface$& & txrx+defaultsleep9)C*  gdisabledi2c@f99240002qcom,i2c-qup-v2.2.1@ `G=: ncoreiface&&txrx+defaultsleep9+C,  gdisabledi2c@f99260002qcom,i2c-qup-v2.2.1` bGA: ncoreiface&&txrx+defaultsleep9-C.  gdisabledi2c@f99270002qcom,i2c-qup-v2.2.1p cGC: ncoreiface//txrx+defaultsleep90C1  gdisabledi2c@f99280002qcom,i2c-qup-v2.2.1 dGE: ncoreiface&&txrx+defaultsleep92C3  gdisableddma-controller@f99440002qcom,bam-v1.7.0@ GMnbam_clk}/serial@f995e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm r ncoreifaceG[M//txrx+defaultsleep94C5 gdisabledi2c@f99630002qcom,i2c-qup-v2.2.10 eGNM ncoreiface/ / txrx+defaultsleep96C7  gdisabledspi@f99660002qcom,spi-qup-v2.2.1` hGUM ncoreiface$//txrx+defaultsleep98C9  gdisabledi2c@f99670002qcom,i2c-qup-v2.2.1p iGVM ncoreifacej//txrx+defaultsleep9:C;  gdisabledclock-controller@fc4000002qcom,gcc-msm8994|@  nxosleepGsram@fc4280002qcom,rpm-msg-ramB@restart@fc4ab000 2qcom,psholdJspmi@fc4c00002qcom,spmi-pmic-arbLLLcoreintrcnfg periph_irq  *syscon@fd4840002sysconH@  pinctrl@fd5100002qcom,msm8994-pinctrlQ@ #*&U#blsp1-uart2-default ;blsp_uart2 Dgpio4gpio5IX$blsp1-uart2-sleep;gpio Dgpio4gpio5Ie%blsp2-uart2-default ;blsp_uart8Dgpio45gpio46gpio47gpio48IX4blsp2-uart2-sleep;gpioDgpio45gpio46gpio47gpio48IX5i2c1-default ;blsp_i2c1 Dgpio2gpio3IX'i2c1-sleep;gpio Dgpio2gpio3IX(i2c2-default ;blsp_i2c2 Dgpio6gpio7IX+i2c2-sleep;gpio Dgpio6gpio7IX,i2c4-default ;blsp_i2c4Dgpio19gpio20IX-i2c4-sleep;gpioDgpio19gpio20Iet.i2c5-default ;blsp_i2c5Dgpio23gpio24IX0i2c5-sleep;gpioDgpio23gpio24IX1i2c6-default ;blsp_i2c6Dgpio28gpio27IX2i2c6-sleep;gpioDgpio28gpio27IX3i2c7-default ;blsp_i2c7Dgpio44gpio43IX6i2c7-sleep;gpioDgpio44gpio43IX7blsp2-spi10-default8default ;blsp_spi10Dgpio53gpio54gpio55I ecs;gpioDgpio55IXblsp2-spi10-sleepDgpio53gpio54gpio55IX9i2c11-default ;blsp_i2c11Dgpio83gpio84IX:i2c11-sleep;gpioDgpio83gpio84IX;blsp1-spi1-default)default ;blsp_spi1Dgpio0gpio1gpio3I ecs;gpioDgpio8IXblsp1-spi1-sleepDgpio0gpio1gpio3IX*clk-on Dsdc1_clkXIclk-off Dsdc1_clkXIcmd-on Dsdc1_cmdIcmd-off Dsdc1_cmdIdata-on Dsdc1_dataIdata-off Dsdc1_dataIrclk-on Dsdc1_rclkerclk-off Dsdc1_rclkesdc2-clk-on Dsdc2_clkXI sdc2-clk-off Dsdc2_clkXI sdc2-cmd-on Dsdc2_cmdI sdc2-cmd-off Dsdc2_cmdI!sdc2-data-on Dsdc2_dataI sdc2-data-off Dsdc2_dataI"clock-controller@fd8c00002qcom,mmcc-msm8994R|Ynxogpll0mmssnoc_ahboxili_gfx3d_clk_srcdsi0plldsi0pllbytedsi1plldsi1pllbytehdmipll0G<< (z===== /E<98p#F=ocmem@fdd000002qcom,msm8974-ocmem  ctrlmem & G<"=r ncoreiface gmu-sram@0timer2arm,armv8-timer0vph-pwr-regulator2regulator-fixedvph_pwr66 interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typeqcom,msm-idqcom,pmic-idqcom,board-idmmc1mmc2serial0stdout-path#clock-cellsclock-frequencyclock-output-namesphandledevice_typeregenable-methodnext-level-cachecache-levelcpusyscon#hwlock-cellsinterruptsrangesno-mapqcom,client-idqcom,ipcqcom,smd-edgeqcom,remote-pidqcom,smd-channels#power-domain-cellsoperating-points-v2opp-levelmemory-regionqcom,rpm-msg-ramhwlocksqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cells#mbox-cellsclockstimeout-secframe-numberstatusclock-namesassigned-clocksassigned-clock-ratespower-domainsqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkmaximum-speeddr_modereg-namesinterrupt-namespinctrl-namespinctrl-0pinctrl-1bus-widthnon-removablemmc-hs400-1_8vcd-gpios#dma-cellsqcom,eeqcom,controlled-remotelynum-channelsqcom,num-eesdmasdma-namesspi-max-frequency#reset-cellsqcom,channelgpio-controllergpio-ranges#gpio-cellsgpio-reserved-rangesfunctionpinsdrive-strengthbias-disablebias-pull-downinput-enablebias-pull-upregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-on