8{<(f{ ,Google Cheza (rev3+)2google,chezaqcom,sdm845aliases!=/soc@0/geniqup@8c0000/i2c@880000!B/soc@0/geniqup@8c0000/i2c@884000!G/soc@0/geniqup@8c0000/i2c@888000!L/soc@0/geniqup@8c0000/i2c@88c000!Q/soc@0/geniqup@8c0000/i2c@890000!V/soc@0/geniqup@8c0000/i2c@894000![/soc@0/geniqup@8c0000/i2c@898000!`/soc@0/geniqup@8c0000/i2c@89c000!e/soc@0/geniqup@ac0000/i2c@a80000!j/soc@0/geniqup@ac0000/i2c@a84000!o/soc@0/geniqup@ac0000/i2c@a88000!u/soc@0/geniqup@ac0000/i2c@a8c000!{/soc@0/geniqup@ac0000/i2c@a90000!/soc@0/geniqup@ac0000/i2c@a94000!/soc@0/geniqup@ac0000/i2c@a98000!/soc@0/geniqup@ac0000/i2c@a9c000!/soc@0/geniqup@8c0000/spi@880000!/soc@0/geniqup@8c0000/spi@884000!/soc@0/geniqup@8c0000/spi@888000!/soc@0/geniqup@8c0000/spi@88c000!/soc@0/geniqup@8c0000/spi@890000!/soc@0/geniqup@8c0000/spi@894000!/soc@0/geniqup@8c0000/spi@898000!/soc@0/geniqup@8c0000/spi@89c000!/soc@0/geniqup@ac0000/spi@a80000!/soc@0/geniqup@ac0000/spi@a84000!/soc@0/geniqup@ac0000/spi@a88000!/soc@0/geniqup@ac0000/spi@a8c000!/soc@0/geniqup@ac0000/spi@a90000!/soc@0/geniqup@ac0000/spi@a94000!/soc@0/geniqup@ac0000/spi@a98000!/soc@0/geniqup@ac0000/spi@a9c000//soc@0/geniqup@8c0000/serial@898000/wcn3990-bt$/soc@0/geniqup@8c0000/serial@898000$/soc@0/geniqup@ac0000/serial@a84000/soc@0/wifi@18800000chosen serial0:115200n8memory@80000000memory"reserved-memory &hyp-mem@85700000"p`-xbl-mem@85e00000"-aop-mem@85fc0000"-aop-cmd-db-mem@85fe0000 2qcom,cmd-db"-smem@86000000 2qcom,smem" -4tz@86200000" -rmtfs@88f000002qcom,rmtfs-mem"-<Kqseecom@8ab00000"@-camera-mem@8bf00000"P-ipa-fw@8c400000"@-ipa-gsi@8c410000"AP-adsp@8c500000"P-U!wlan-msa@8df00000"-Umpss@8e000000"-Umba@96500000"P -Uslpi@96700000"p@-spss@97b00000"-memory@96000000"P-Ucpus cpu@0cpu 2qcom,kryo385"]psci k{c"(   Ul2-cache2cache U l3-cache2cacheU cpu@100cpu 2qcom,kryo385"]psci k{c"(   Ul2-cache2cache U cpu@200cpu 2qcom,kryo385"]psci k{c"(  Ul2-cache2cache Ucpu@300cpu 2qcom,kryo385"]psci k{c"(  Ul2-cache2cache Ucpu@400cpu 2qcom,kryo385"]psci{ k(  Ul2-cache2cache Ucpu@500cpu 2qcom,kryo385"]psci{ k(  Ul2-cache2cache Ucpu@600cpu 2qcom,kryo385"]psci{ k(  Ul2-cache2cache Ucpu@700cpu 2qcom,kryo385"]psci{ k(  Ul2-cache2cache Ucpu-mapcluster0core0core1core2core3core4core5core6core7idle-statespscicpu-sleep-0-02arm,idle-state little-power-down@3^DTbeUcpu-sleep-0-12arm,idle-state little-rail-power-down@3hDT^eUcpu-sleep-1-02arm,idle-state big-power-down@3DmTeUcpu-sleep-1-12arm,idle-state big-rail-power-down@3D%TeUcluster-sleep-02arm,idle-state cluster-power-down@3 DT'eUcpu0_opp_table2operating-points-v2vUopp-300000000 5I>opp-403200000X 5I>opp-4800000008 5bpopp-576000000"U 5bpopp-652800000& 5u0opp-748800000,opp-82560000015opp-9024000005Ɉ`opp-979200000:]hopp-1056000000>Hopp-1132800000C(!b@opp-1228800000I>!bopp-1324800000N!b opp-1420800000T.opp-1516800000Zh.'Popp-1612800000`!`>'Popp-1689600000d@>>opp-1766400000iI >V0cpu4_opp_table2operating-points-v2vUopp-300000000 5I>opp-403200000X 5I>opp-4800000008I>opp-576000000"UI>opp-652800000&I>opp-748800000,I>opp-82560000015!bopp-9024000005Ɉ!bopp-979200000:]h!bopp-1056000000>H.opp-1132800000C(.opp-1209600000H>opp-1286400000L>opp-1363200000Q@>opp-1459200000V>opp-1536000000[Ropp-1612800000`!`Ropp-1689600000d@R'Popp-1766400000iI ^'Popp-1843200000m^'Popp-1920000000rpn'Popp-1996800000wn>opp-2092800000|n>opp-2169600000Qxn>opp-2246400000Xn>opp-2323200000y8n>opp-2400000000 nV0opp-2476800000nV0opp-25536000004nV0opp-2649600000nV0opp-2745600000nopp-2803200000pnpmu2arm,armv8-pmuv3 timer2arm,armv8-timer0clocksxo-board 2fixed-clockI xo_boardUsleep-clk 2fixed-clockU'firmwarescm2qcom,scm-sdm845qcom,scmremoteproc-adsp2qcom,sdm845-adsp-pas@#wdogfatalreadyhandoverstop-ack xo!"#0stop Fdisabledglink-edge MlpassSc$apr 2qcom,apr-v2japr_audio_svc~ apr-service@3" 2qcom,q6coreavs/audiomsm/adsp/audio_pdapr-service@4 2qcom,q6afe"avs/audiomsm/adsp/audio_pddais2qcom,q6afe-dais apr-service@7 2qcom,q6asm"avs/audiomsm/adsp/audio_pddais2qcom,q6asm-dais  %!apr-service@8 2qcom,q6adm"avs/audiomsm/adsp/audio_pdrouting2qcom,q6adm-routingfastrpc 2qcom,fastrpcjfastrpcglink-apps-dspMadsp compute-cb@32qcom,fastrpc-compute-cb" %#compute-cb@42qcom,fastrpc-compute-cb" %$hwlock2qcom,tcsr-mutex &Usmp2p-cdsp 2qcom,smp2p^ @c$Smaster-kernel master-kernelslave-kernel  slave-kernel2Gsmp2p-lpass 2qcom,smp2p c$ Smaster-kernel master-kernelU#slave-kernel  slave-kernel2GUsmp2p-mpss 2qcom,smp2p c$Smaster-kernel master-kernelUslave-kernel  slave-kernel2GUipa-ap-to-modem ipaUipa-modem-to-ap ipa2GUsmp2p-slpi 2qcom,smp2p c$Smaster-kernel master-kernelslave-kernel  slave-kernel2Gpsci 2arm,psci-1.0dsmcsoc@0 &X 2simple-busclock-controller@1000002qcom,gcc-sdm845" '()=bi_tcxobi_tcxo_aosleep_clkpcie_0_pipe_clkpcie_1_pipe_clkcpU*qfprom@7840002qcom,sdm845-qfpromqcom,qfprom"x@ hstx-trim-primary@1eb"Uhstx-trim-secondary@1eb"Urng@793000 2qcom,prng-ee"y0*@corequp-opp-table2operating-points-v2U3opp-50000000+opp-75000000xh,opp-100000000-opp-128000000 .dma-controller@8000002qcom,sdm845-gpi-dma"  % FdisabledU5geniqup@8c00002qcom,geni-se-qup"` m-ahbs-ahb*d*e % &/ 0 qup-coreFokayi2c@8800002qcom,geni-i2c"@se*Ddefault1 Y 23H/ 00/ qup-corequp-configqup-memory Fdisabledspi@8800002qcom,geni-spi"@se*Ddefault4 Y 0/ 00qup-corequp-config 55txrxFokayserial@8800002qcom,geni-uart"@se*Ddefault6 Y230/ 00qup-corequp-config Fdisabledi2c@8840002qcom,geni-i2c"@@se*Fdefault7 Z 23H/ 00/ qup-corequp-configqup-memory Fdisabledspi@8840002qcom,geni-spi"@@se*Fdefault8 Z 0/ 00qup-corequp-config Fdisabledserial@8840002qcom,geni-uart"@@se*Fdefault9 Z230/ 00qup-corequp-config Fdisabledi2c@8880002qcom,geni-i2c"@se*Hdefault: [ 23H/ 00/ qup-corequp-configqup-memory Fdisabledspi@8880002qcom,geni-spi"@se*Hdefault; [ 0/ 00qup-corequp-config Fdisabledserial@8880002qcom,geni-uart"@se*Hdefault< [230/ 00qup-corequp-config Fdisabledi2c@88c0002qcom,geni-i2c"@se*Jdefault= \ 23H/ 00/ qup-corequp-configqup-memoryFokaybridge@2d 2ti,sn65dsi86"-default>?@  @fA!A.B:B refclkEports port@0"endpointLCUport@1"endpointLDUspi@88c0002qcom,geni-spi"@se*JdefaultE \ 0/ 00qup-corequp-config Fdisabledserial@88c0002qcom,geni-uart"@se*JdefaultF \230/ 00qup-corequp-config Fdisabledi2c@8900002qcom,geni-i2c"@se*LdefaultG ] 23H/ 00/ qup-corequp-configqup-memory Fdisabledspi@8900002qcom,geni-spi"@se*LdefaultH ] 0/ 00qup-corequp-config Fdisabledserial@8900002qcom,geni-uart"@se*LdefaultI ]230/ 00qup-corequp-config Fdisabledi2c@8940002qcom,geni-i2c"@@se*NdefaultJ ^ 23H/ 00/ qup-corequp-configqup-memory Fdisabledspi@8940002qcom,geni-spi"@@se*NdefaultK ^ 0/ 00qup-corequp-configFokaytpm@0 2google,cr50"defaultL\ 5@serial@8940002qcom,geni-uart"@@se*NdefaultM ^230/ 00qup-corequp-config Fdisabledi2c@8980002qcom,geni-i2c"@se*PdefaultN _ 23H/ 00/ qup-corequp-configqup-memory Fdisabledspi@8980002qcom,geni-spi"@se*PdefaultO _ 0/ 00qup-corequp-config Fdisabledserial@8980002qcom,geni-uart"@se*PdefaultP _230/ 00qup-corequp-configFokaywcn3990-bt2qcom,wcn3990-btnA{QRS0i2c@89c0002qcom,geni-i2c"@se*RdefaultT ` 23 Fdisabledspi@89c0002qcom,geni-spi"@se*RdefaultU ` 0/ 00qup-corequp-config Fdisabledserial@89c0002qcom,geni-uart"@se*RdefaultV `230/ 00qup-corequp-config Fdisableddma-controller@0xa000002qcom,sdm845-gpi-dma"%&'()*+  % Fdisabledgeniqup@ac00002qcom,geni-se-qup"` m-ahbs-ahb*f*g % &W 0 qup-coreFokayi2c@a800002qcom,geni-i2c"@se*TdefaultX a 23HW 00W qup-corequp-configqup-memory Fdisabledspi@a800002qcom,geni-spi"@se*TdefaultY a 0W 00qup-corequp-config Fdisabledserial@a800002qcom,geni-uart"@se*TdefaultZ a230W 00qup-corequp-config Fdisabledi2c@a840002qcom,geni-i2c"@@se*Vdefault[ b 23HW 00W qup-corequp-configqup-memory Fdisabledspi@a840002qcom,geni-spi"@@se*Vdefault\ b 0W 00qup-corequp-config Fdisabledserial@a840002qcom,geni-debug-uart"@@se*Vdefault] b230W 00qup-corequp-configFokayi2c@a880002qcom,geni-i2c"@se*Xdefault^ c 23HW 00W qup-corequp-configqup-memory Fdisabledspi@a880002qcom,geni-spi"@se*Xdefault_ c 0W 00qup-corequp-configFokayec@02google,cros-ec-spi"@zdefault`\-pwm2google,cros-ec-pwmUi2c-tunnel2google,cros-ec-i2c-tunnel sbs-battery@b2sbs,sbs-battery" keyboard-controller2google,cros-ec-keyb D0;<=>?@A B CD}0Y1 d"#(  \V |})   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g iserial@a880002qcom,geni-uart"@se*Xdefaulta c230W 00qup-corequp-config Fdisabledi2c@a8c0002qcom,geni-i2c"@se*Zdefaultb d 23HW 00W qup-corequp-configqup-memoryFokaydigitizer@92wacom,w9013hid-over-i2c" default cde=fHgTd@kspi@a8c0002qcom,geni-spi"@se*Zdefaulth d 0W 00qup-corequp-config Fdisabledserial@a8c0002qcom,geni-uart"@se*Zdefaulti d230W 00qup-corequp-config Fdisabledi2c@a900002qcom,geni-i2c"@se*\defaultj e 23HW 00W qup-corequp-configqup-memoryFokayspi@a900002qcom,geni-spi"@se*\defaultk e 0W 00qup-corequp-config Fdisabledserial@a900002qcom,geni-uart"@se*\defaultl e230W 00qup-corequp-config Fdisabledi2c@a940002qcom,geni-i2c"@@se*^defaultm f 23HW 00W qup-corequp-configqup-memory Fdisabledspi@a940002qcom,geni-spi"@@se*^defaultn f 0W 00qup-corequp-config Fdisabledserial@a940002qcom,geni-uart"@@se*^defaulto f230W 00qup-corequp-config Fdisabledi2c@a980002qcom,geni-i2c"@se*`defaultp g 23HW 00W qup-corequp-configqup-memoryFokaytouchscreen@102elan,ekth3500"defaultqr@}zf @vspi@a980002qcom,geni-spi"@se*`defaults g 0W 00qup-corequp-config Fdisabledserial@a980002qcom,geni-uart"@se*`defaultt g230W 00qup-corequp-config Fdisabledi2c@a9c0002qcom,geni-i2c"@se*bdefaultu h 23 FdisabledHW 00W qup-corequp-configqup-memoryspi@a9c0002qcom,geni-spi"@se*bdefaultv h 0W 00qup-corequp-config Fdisabledserial@a9c0002qcom,geni-uart"@se*bdefaultw h230W 00qup-corequp-config Fdisabledsystem-cache-controller@11000002qcom,sdm845-llcc " 0llcc_basellcc_broadcast_base Fpci@1c000002qcom,pcie-sdm845@" `` `parfdbielbiconfigpci 8&` ` `0`0 msiG8*.*)*+*-*/*0*0pipeauxcfgbus_masterbus_slaveslave_q2atbu %%%%%%%%%% % % % % %%%*pci*(pciephy Fdisabledphy@1c060002qcom,sdm845-qmp-pcie-phy"` & *9*+*,*:auxcfg_ahbrefrefgen*phy*: Fdisabledphy@1c06200@"b(dhfp*.pipe04pcie_0_pipe_clkU(pci@1c080002qcom,pcie-sdm845@" @@ @parfdbielbiconfigpci 8&@ @ @0@0 3msiG@*6*1*3*5*7*8*4*4pipeauxcfgbus_masterbus_slaveslave_q2areftbu*1$ %%%%%%%%%% %  %  %  %  % %%*pci*)pciephy Fdisabledphy@1c0a0002qcom,sdm845-qhp-pcie-phy" & *9*3*4*:auxcfg_ahbrefrefgen*phy*: Fdisabledphy@1c062000"*6pipe04pcie_1_pipe_clkU)interconnect@13800002qcom,sdm845-mem-noc"8r?SxU interconnect@14e00002qcom,sdm845-dc-noc"N?Sxinterconnect@15000002qcom,sdm845-config-noc"PP?SxU0interconnect@16200002qcom,sdm845-system-noc"b?SxUinterconnect@16e00002qcom,sdm845-aggre1-noc"nP?SxU/interconnect@17000002qcom,sdm845-aggre2-noc"p?SxUWinterconnect@17400002qcom,sdm845-mmss-noc"t?SxUufshc@1d84000+2qcom,sdm845-ufshcqcom,ufshcjedec,ufs-2.0 "@%stdice  yufsphyc*c*rst %{core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clkice_core_clkH**** ****Hw <4`рFokay @:z 'U{phy@1d870002qcom,sdm845-qmp-ufs-phy"p & refref_aux**{ufsphyFokay|}phy@1d87400P"tv|xz4Uydma-controller@1dc40002qcom,bam-v1.7.0"@@  bam_clk0%%%%U~crypto@1dfa0002qcom,crypto-v5.4"ߠ`* * ifacebuscore~~rxtx0%%%%ipa@1e400002qcom,sdm845-ipa% %"0"pp @ipa-regipa-sharedgsi87(ipagsiipa-clock-queryipa-setup-ready coreHW W 0memoryimemconfig*0ipa-clock-enabled-validipa-clock-enabledFokaysyscon@1f400002syscon"U&pinctrl@34000002qcom,sdm845-pinctrl"@ 2G@ defaultsleep"AP_SPI_FP_MISOAP_SPI_FP_MOSIAP_SPI_FP_CLKAP_SPI_FP_CS_LUART_AP_TX_DBG_RXUART_DBG_TX_AP_RXBRIJ_SUSPENDFP_RST_LFCAM_ENEDP_BRIJ_IRQEC_IN_RW_ODLRCAM_MCLKFCAM_MCLKRCAM_ENCCI0_SDACCI0_SCLCCI1_SDACCI1_SCLFCAM_RST_LFPMCU_BOOT0PEN_RST_LPEN_IRQ_LFPMCU_SEL_ODRCAM_VSYNCESIM_MISOESIM_MOSIESIM_CLKESIM_CS_LAP_PEN_1V8_SDAAP_PEN_1V8_SCLAP_TS_I2C_SDAAP_TS_I2C_SCLRCAM_RST_LAP_EDP_BKLTENAP_BRD_ID0BOOT_CONFIG_4AMP_IRQ_LEDP_BRIJ_I2C_SDAEDP_BRIJ_I2C_SCLEN_PP3300_DX_EDPSD_CD_ODLBT_UART_RTSBT_UART_CTSBT_UART_RXDBT_UART_TXDAMP_I2C_SDAAMP_I2C_SCLAP_BRD_ID2AP_EC_SPI_CLKAP_EC_SPI_CS_LAP_EC_SPI_MISOAP_EC_SPI_MOSIFORCED_USB_BOOTAMP_BCLKAMP_LRCLKAMP_DOUTAMP_DINAP_BRD_ID1PEN_PDCT_LHP_MCLKHP_BCLKHP_LRCLKHP_DOUTHP_DINBT_SLIMBUS_DATABT_SLIMBUS_CLKAMP_RESET_LFCAM_VSYNCAP_SKU_ID0EC_WOV_BCLKEC_WOV_LRCLKEC_WOV_DOUTAP_H1_SPI_MISOAP_H1_SPI_MOSIAP_H1_SPI_CLKAP_H1_SPI_CS_LAP_SPI_CS0_LAP_SPI_MOSIAP_SPI_MISOAP_SPI_CLKRFFE6_CLKRFFE6_DATABOOT_CONFIG_1BOOT_CONFIG_2BOOT_CONFIG_0EDP_BRIJ_ENUSB_HS_TX_ENUIM2_DATAUIM2_CLKUIM2_RSTUIM2_PRESENTUIM1_DATAUIM1_CLKUIM1_RSTAP_SKU_ID1SDM_GRFC_8SDM_GRFC_9AP_RST_REQHP_IRQTS_RESET_LPEN_EJECT_ODLHUB_RST_LFP_TO_AP_IRQAP_EC_INT_LTS_INT_LAP_SUSPEND_LSDM_GRFC_3AP_FLASH_WP_LH1_AP_INT_ODLQLINK_REQQLINK_ENSDM_GRFC_2BOOT_CONFIG_3WMSS_RESET_LSDM_GRFC_0SDM_GRFC_1RFFE3_DATARFFE3_CLKRFFE4_DATARFFE4_CLKRFFE5_DATARFFE5_CLKGNSS_ENWCI2_LTE_COEX_RXDWCI2_LTE_COEX_TXDAP_RAM_ID0AP_RAM_ID1RFFE1_DATARFFE1_CLKU@cci0-default2gpio17gpio187cci_i2c@MUcci0-sleep2gpio17gpio187cci_i2cM\Ucci1-default2gpio19gpio207cci_i2c@MUcci1-sleep2gpio19gpio207cci_i2cM\Uqspi-clkUpinmux2gpio95 7qspi_clkpinconf2gpio95kqspi-cs0Upinmux2gpio907qspi_cspinconf2gpio90kqspi-cs1pinmux2gpio897qspi_csqspi-data01Upinmux-data2gpio91gpio92 7qspi_datapinconf2gpio91gpio92@qspi-data12pinmux-data2gpio93gpio94 7qspi_dataqup-i2c0-defaultU1pinmux 2gpio0gpio17qup0qup-i2c1-defaultU7pinmux2gpio17gpio187qup1qup-i2c2-defaultU:pinmux2gpio27gpio287qup2qup-i2c3-defaultU=pinmux2gpio41gpio427qup3pinconf2gpio41gpio42Mkqup-i2c4-defaultUGpinmux2gpio89gpio907qup4qup-i2c5-defaultUJpinmux2gpio85gpio867qup5qup-i2c6-defaultUNpinmux2gpio45gpio467qup6qup-i2c7-defaultUTpinmux2gpio93gpio947qup7qup-i2c8-defaultUXpinmux2gpio65gpio667qup8qup-i2c9-defaultU[pinmux 2gpio6gpio77qup9qup-i2c10-defaultU^pinmux2gpio55gpio567qup10qup-i2c11-defaultUbpinmux2gpio31gpio327qup11pinconf2gpio31gpio32Mkqup-i2c12-defaultUjpinmux2gpio49gpio507qup12pinconf2gpio49gpio50Mkqup-i2c13-defaultUmpinmux2gpio105gpio1067qup13qup-i2c14-defaultUppinmux2gpio33gpio347qup14pinconf2gpio33gpio34Mkqup-i2c15-defaultUupinmux2gpio81gpio827qup15qup-spi0-defaultU4pinmux2gpio0gpio1gpio2gpio37qup0config2gpio0gpio1gpio2gpio3Mkpinconf2gpio0gpio1gpio2gpio3Mkqup-spi1-defaultU8pinmux2gpio17gpio18gpio19gpio207qup1qup-spi2-defaultU;pinmux2gpio27gpio28gpio29gpio307qup2qup-spi3-defaultUEpinmux2gpio41gpio42gpio43gpio447qup3qup-spi4-defaultUHpinmux2gpio89gpio90gpio91gpio927qup4qup-spi5-defaultUKpinmux2gpio85gpio86gpio87gpio887qup5pinconf2gpio85gpio86gpio87gpio88Mkqup-spi6-defaultUOpinmux2gpio45gpio46gpio47gpio487qup6qup-spi7-defaultUUpinmux2gpio93gpio94gpio95gpio967qup7qup-spi8-defaultUYpinmux2gpio65gpio66gpio67gpio687qup8qup-spi9-defaultU\pinmux2gpio6gpio7gpio4gpio57qup9qup-spi10-defaultU_pinmux2gpio55gpio56gpio53gpio547qup10pinconf2gpio53gpio54gpio55gpio56Mkqup-spi11-defaultUhpinmux2gpio31gpio32gpio33gpio347qup11qup-spi12-defaultUkpinmux2gpio49gpio50gpio51gpio527qup12qup-spi13-defaultUnpinmux 2gpio105gpio106gpio107gpio1087qup13qup-spi14-defaultUspinmux2gpio33gpio34gpio31gpio327qup14qup-spi15-defaultUvpinmux2gpio81gpio82gpio83gpio847qup15qup-uart0-defaultU6pinmux 2gpio2gpio37qup0qup-uart1-defaultU9pinmux2gpio19gpio207qup1qup-uart2-defaultU<pinmux2gpio29gpio307qup2qup-uart3-defaultUFpinmux2gpio43gpio447qup3qup-uart4-defaultUIpinmux2gpio91gpio927qup4qup-uart5-defaultUMpinmux2gpio87gpio887qup5qup-uart6-defaultUPpinmux2gpio45gpio46gpio47gpio487qup6pinconf-cts2gpio45\pinconf-rts-tx2gpio46gpio47Mkpinconf-rx2gpio48@qup-uart7-defaultUVpinmux2gpio95gpio967qup7qup-uart8-defaultUZpinmux2gpio67gpio687qup8qup-uart9-defaultU]pinmux 2gpio4gpio57qup9pinconf-tx2gpio4Mkpinconf-rx2gpio5M@qup-uart10-defaultUapinmux2gpio53gpio547qup10qup-uart11-defaultUipinmux2gpio33gpio347qup11qup-uart12-defaultUlpinmux2gpio51gpio527qup12qup-uart13-defaultUopinmux2gpio107gpio1087qup13qup-uart14-defaultUtpinmux2gpio31gpio327qup14qup-uart15-defaultUwpinmux2gpio83gpio847qup15quat_mi2s_sleepmux2gpio58gpio597gpioconfig2gpio58gpio59M\xquat_mi2s_activemux2gpio58gpio59 7qua_mi2sconfig2gpio58gpio59Mkquat_mi2s_sd0_sleepmux2gpio607gpioconfig2gpio60M\xquat_mi2s_sd0_activemux2gpio60 7qua_mi2sconfig2gpio60Mkquat_mi2s_sd1_sleepmux2gpio617gpioconfig2gpio61M\xquat_mi2s_sd1_activemux2gpio61 7qua_mi2sconfig2gpio61Mkquat_mi2s_sd2_sleepmux2gpio627gpioconfig2gpio62M\xquat_mi2s_sd2_activemux2gpio62 7qua_mi2sconfig2gpio62Mkquat_mi2s_sd3_sleepmux2gpio637gpioconfig2gpio63M\xquat_mi2s_sd3_activemux2gpio63 7qua_mi2sconfig2gpio63Mkap-suspend-l-hog~ap-edp-bkltenUpinmux2gpio377gpiopinconf2gpio37Mkbios-flash-wp-r-lUpinmux2gpio1287gpioxpinconf2gpio128kec-ap-int-lU`pinmux2gpio1227gpioxpinconf2gpio122@edp-brij-enU>pinmux2gpio1027gpiopinconf2gpio102Mkedp-brij-irqU?pinmux2gpio107gpiopinconf2gpio10M\en-pp3300-dx-edpUpinmux2gpio437gpiopinconf2gpio43Mkh1-ap-int-odlULpinmux2gpio1297gpioxpinconf2gpio129@pen-eject-odlUpinmux2gpio1197gpio@pen-irq-lUcpinmux2gpio247gpiopinconf2gpio24kpen-pdct-lUdpinmux2gpio637gpiopinconf2gpio63kpen-rst-lUepinmux2gpio237gpiopinconf2gpio23kMsdc2-clkUpinconf 2sdc2_clkkMsdc2-cmdUpinconf 2sdc2_cmd@Msdc2-dataUpinconf 2sdc2_data@Msd-cd-odlUpinmux2gpio447gpiopinconf2gpio44@ts-int-lUqpinmux2gpio1257gpiopinconf2gpio125@ts-reset-lUrpinmux2gpio1187gpiopinconf2gpio118kMap_suspend_l_assertUconfig2gpio1267gpioMap_suspend_l_deassertUconfig2gpio1267gpioMremoteproc@40800002qcom,sdm845-mss-pil "H qdsp6rmbL 0wdogfatalreadyhandoverstop-ackshutdown-ack@*$*'**%*(*&*@ 2ifacebusmemgpll0_msssnoc_aximnoc_axiprngxo"0stop mss_restartpdc_reset&0P@222 cxmxmssFokay%%$mbampssglink-edge MmodemSc$ clock-controller@50900002qcom,sdm845-gpucc" cp ** 8bi_tcxogcc_gpu_gpll0_clk_srcgcc_gpu_gpll0_div_clk_srcUstm@6002000 2arm,coresight-stmarm,primecell " (stm-basestm-stimulus-base" apb_pclkout-portsportendpointLUfunnel@6041000+2arm,coresight-dynamic-funnelarm,primecell"" apb_pclkout-portsportendpointLUin-ports port@7"endpointLUfunnel@6043000+2arm,coresight-dynamic-funnelarm,primecell"0" apb_pclkout-portsportendpointLUin-ports port@5"endpointLUfunnel@6045000+2arm,coresight-dynamic-funnelarm,primecell"P" apb_pclkout-portsportendpointLUin-ports port@0"endpointLUport@2"endpointLUreplicator@6046000/2arm,coresight-dynamic-replicatorarm,primecell"`" apb_pclkout-portsportendpointLUin-portsportendpointLUetf@6047000 2arm,coresight-tmcarm,primecell"p" apb_pclkout-portsportendpointLUin-ports port@1"endpointLUetr@6048000 2arm,coresight-tmcarm,primecell"" apb_pclkin-portsportendpointLUetm@7040000"2arm,coresight-etm4xarm,primecell"" apb_pclkout-portsportendpointLUetm@7140000"2arm,coresight-etm4xarm,primecell"" apb_pclkout-portsportendpointLUetm@7240000"2arm,coresight-etm4xarm,primecell"$" apb_pclkout-portsportendpointLUetm@7340000"2arm,coresight-etm4xarm,primecell"4" apb_pclkout-portsportendpointLUetm@7440000"2arm,coresight-etm4xarm,primecell"D" apb_pclkout-portsportendpointLUetm@7540000"2arm,coresight-etm4xarm,primecell"T" apb_pclkout-portsportendpointLUetm@7640000"2arm,coresight-etm4xarm,primecell"d" apb_pclkout-portsportendpointLUetm@7740000"2arm,coresight-etm4xarm,primecell"t" apb_pclkout-portsportendpointLUfunnel@7800000+2arm,coresight-dynamic-funnelarm,primecell"" apb_pclkout-portsportendpointLUin-ports port@0"endpointLUport@1"endpointLUport@2"endpointLUport@3"endpointLUport@4"endpointLUport@5"endpointLUport@6"endpointLUport@7"endpointLUfunnel@7810000+2arm,coresight-dynamic-funnelarm,primecell"" apb_pclkout-portsportendpointLUin-portsportendpointLUsdhci@8804000$2qcom,sdm845-sdhciqcom,sdhci-msm-v5"@hc_irqpwr_irq*h*i ifacecorexo %2Fokaydefault   %@,sdhc2-opp-table2operating-points-v2Uopp-9600000|+opp-19200000$,opp-100000000-opp-201500000 `qspi-opp-table2operating-points-v2Uopp-19200000$+opp-100000000,opp-150000000р-opp-300000000.spi@88df0002qcom,sdm845-qspiqcom,qspi-v1"  R** ifacecore2Fokaydefault flash@02jedec,spi-nor"\}x@ . ?slim@171c00002qcom,slim-ngd-v2.1.0"  Px cpFokay rxtxtx2rx2 % ngd@1" ifd@0 2slim217,250"Ucodec@1 2slim217,250" n @62G|mclk {w@ w@ w@ w@ Ugpio-controller@422qcom,wcd9340-gpio"Bswm@c852qcom,soundwire-v1.3.0" @   ??     &iface lmh@17d708002qcom,sdm845-lmh" ! 9 > ]q$ |s2GUlmh@17d788002qcom,sdm845-lmh"׈   9 > ]q$ |s2GUsoundphy@88e2000(2qcom,sdm845-qusb2-phyqcom,qusb2-v2-phy" Fokay4*  cfg_ahbref* =|     Uphy@88e3000(2qcom,sdm845-qusb2-phyqcom,qusb2-v2-phy"0Fokay4*  cfg_ahbref*  =|   Uphy@88e90002qcom,sdm845-qmp-usb3-phy " Fdisabled & ****auxcfg_ahbrefcom_aux** phycommonphy@88e9200`"((4*pipe0usb3_phy_pipe_clk_srcphy@88eb0002qcom,sdm845-qmp-usb3-uni-phy"Fokay & ****auxcfg_ahbrefcom_aux** phycommon}|phy@88eb200@"(p4*pipe0usb3_uni_phy_pipe_clk_srcUusb@a6f88002qcom,sdm845-dwc3qcom,dwc3" oFokay &X(* ****#cfg_noccoreifacesleepmock_utmi**$р02hs_phy_irqss_phy_irqdm_hs_phy_irqdp_hs_phy_irq**0W 0)usb-ddrapps-usb usb@a600000 2snps,dwc3" `  %@ 7 P usb2-phy hperipheral phigh-speedusb@a8f88002qcom,sdm845-dwc3qcom,dwc3" Fokay &X(* ****#cfg_noccoreifacesleepmock_utmi**$р02hs_phy_irqss_phy_irqdm_hs_phy_irqdp_hs_phy_irq**0W 0*usb-ddrapps-usbusb@a800000 2snps,dwc3"   %` 7 Pusb2-phyusb3-phy hhostvideo-codec@aa000002qcom,sdm845-venus-v2"   2venusvcodec0vcodec1cx8  Acoreifacebusvcodec0_corevcodec0_busvcodec1_corevcodec1_bus%%0 0+video-memcpu-cfgFokayvideo-core02venus-decodervideo-core12venus-encodervenus-opp-table2operating-points-v2Uopp-100000000+opp-200000000 ,opp-320000000-opp-380000000Wopp-444000000v.opp-533000097video-firmware %clock-controller@ab000002qcom,sdm845-videocc"  bi_tcxopcUcamss@a000002qcom,sdm845-camss" 0 ˠ ̀ P ` p ƀ @ `@ @@Ecsid0csid1csid2csiphy0csiphy1csiphy2csiphy3vfe0vfe1vfe_litexEcsid0csid1csid2csiphy0csiphy1csiphy2csiphy3vfe0vfe1vfe_lite  %&,-23  **RS!"$#()+*/10camnoc_axicpas_ahbcphy_rx_srccsi0csi0_srccsi1csi1_srccsi2csi2_srccsiphy0csiphy0_timercsiphy0_timer_srccsiphy1csiphy1_timercsiphy1_timer_srccsiphy2csiphy2_timercsiphy2_timer_srccsiphy3csiphy3_timercsiphy3_timer_srcgcc_camera_ahbgcc_camera_axislow_ahb_srcsoc_ahbvfe0_axivfe0vfe0_cphy_rxvfe0_srcvfe1_axivfe1vfe1_cphy_rxvfe1_srcvfe_litevfe_lite_cphy_rxvfe_lite_src0%%% %  Fdisabledports cci@ac4a0002qcom,sdm845-cci " Ġ@ 0SR 5camnoc_axisoc_ahbslow_ahb_srccpas_ahbccicci_srcĴ<4`defaultsleep Fdisabledi2c-bus@0"B@ i2c-bus@1"B@ clock-controller@ad000002qcom,sdm845-camcc" cp bi_tcxoUdsi-opp-table2operating-points-v2Uopp-19200000$+opp-180000000 ,opp-275000000d*-opp-328580000opp-358000000V.mdss@ae000002qcom,sdm845-mdss" mdss  ifacecore  S2G0  mdp0-memmdp1-mem%% Fokay &Umdp@ae010002qcom,sdm845-dpu "   mdpvbif(* gcc-busifacebuscorevsync $2ports port@0"endpointLUport@1"endpointLUmdp-opp-table2operating-points-v2Uopp-19200000$+opp-171428571 7,opp-344000000opp-430000000G.dsi@ae940002qcom,mdss-dsi-ctrl" @ dsi_ctrl0$bytebyte_intfpixelcoreifacebus ~2dsiFokay  }ports port@0"endpointLUport@1"endpointL UCdsi-phy@ae944002qcom,dsi-phy-10nm0" D F Jdsi_phydsi_phy_lanedsi_pll4  ifacerefFokay |Udsi@ae960002qcom,mdss-dsi-ctrl" ` dsi_ctrl0 $bytebyte_intfpixelcoreifacebus ~2dsi Fdisabled ports port@0"endpointLUport@1"endpointdsi-phy@ae964002qcom,dsi-phy-10nm0" d f jdsi_phydsi_phy_lanedsi_pll4  ifaceref FdisabledUgpu@50000002qcom,adreno-630.2qcom,adreno " kgsl_3d0_reg_memorycx_mem ,   gfx-memFokayopp-table2operating-points-v2Uopp-710000000*Q nopp-675000000(; nopp-596000000#= @^opp-520000000 ^opp-414000000# >opp-342000000b )opp-257000000Q@ @%iommu@5040000!2qcom,sdm845-smmu-v2qcom,smmu-v2"  xlmnopqrs*!* busifaceUgmu@506a000&2qcom,adreno-gmu-630.2qcom,adreno-gmu0" ( Hgmugmu_pdcgmu_pdc_seq01hfigmu **!gmucxoaximemnoccxgxFokayUopp-table2operating-points-v2Uopp-400000000ׄ opp-200000000  0clock-controller@af000002qcom,sdm845-dispcc" @ **bi_tcxogcc_disp_gpll0_clk_srcgcc_disp_gpll0_div_clk_srcdsi0_phy_pll_out_byteclkdsi0_phy_pll_out_dsiclkdsi1_phy_pll_out_byteclkdsi1_phy_pll_out_dsiclkdp_link_clk_divsel_tendp_vco_divided_clk_src_muxcpUinterrupt-controller@b2200002qcom,sdm845-pdcqcom,pdc" "$ ^^asvG2Ureset-controller@b2e00002qcom,sdm845-pdc-global" .cUthermal-sensor@c263000 2qcom,sdm845-tsensqcom,tsens-v2 " &0 "  uplowcritical Uthermal-sensor@c265000 2qcom,sdm845-tsensqcom,tsens-v2 " &P "0 uplowcritical Ureset-controller@c2a00002qcom,sdm845-aoss-cc" *cUpower-controller@c300000#2qcom,sdm845-aoss-qmpqcom,aoss-qmp" 0 c$U"cxebispmi@c4400002qcom,spmi-pmic-arbP" D ``p @`corechnlsobsrvrintrcnfg periph_irq   2G ,pmic@42qcom,pm8005qcom,spmi-pmic" gpios@c000 2qcom,pm8005-gpioqcom,spmi-gpio"2G"SLBUpmic@52qcom,pm8005qcom,spmi-pmic" pmic@02qcom,pm8998qcom,spmi-pmic" pon@8002qcom,pm8998-pon" 7 Gpwrkey2qcom,pm8941-pwrkey U= @ ^t Fdisabledtemp-alarm@24002qcom,spmi-temp-alarm"$$ i uthermal Ucoincell@28002qcom,pm8941-coincell"( Fdisabledadc@31002qcom,spmi-adc-rev2"11  Uadc-chan@6" Mdie_tempadc-chan@4d"M Msdm_tempadc-chan@4e"N Mquiet_tempadc-chan@4f"O Mlte_temp_1adc-chan@50"P Mlte_temp_2adc-chan@51"Q Mcharger_tempadc-tm@34002qcom,spmi-adc-tm-hc"44   Fdisabledrtc@60002qcom,pm8941-rtc"`a rtcalarmagpios@c000 2qcom,pm8998-gpioqcom,spmi-gpio"2G@"SW_CTRLCFG_OPT1WCSS_PWR_REQCFG_OPT2SLBUpmic@12qcom,pm8998qcom,spmi-pmic" imem@146bf000 2simple-mfd"k &kpil-reloc@94c2qcom,pil-reloc-info" Liommu@15000000!2qcom,sdm845-smmu-500arm,mmu-500"   A`abcdefghijklmnopqrstuv;<=>?@ABCDEFGHIJKLMNOPQRSTUVWU%clock-controller@170140002qcom,sdm845-lpasscc "@0 ccqdsp6ssFokayinterconnect@179000002qcom,sdm845-gladiator-noc"Ѐ?SxUwatchdog@17980000#2qcom,apss-wdt-sdm845qcom,kpss-wdt"' mailbox@179900002qcom,sdm845-apss-shared" U$rsc@179c0000 Mapps_rsc2qcom,rpmh-rsc0"drv-0drv-1drv-2$   bcm-voter2qcom,bcm-voterUxclock-controller2qcom,sdm845-rpmh-clkxoU power-controller2qcom,sdm845-rpmhpdpU2opp-table2operating-points-v2Uopp1 opp2 0U+opp3 @U,opp4 U-opp5 Uopp6 U.opp7 @opp8 Popp9 Uopp10 pm8998-rpmh-regulators2qcom,pm8998-rpmh-regulators a      # 1 ? M [ j y        .EXk~Asmps2smps3@@Usmps5  Usmps7 Uldo1 m mU|ldo2OOUBldo3B@B@ldo5 5 5Uldo6RRldo7w@w@UQldo8O ldo9w@w@Ugldo10w@w@ldo11B@ldo12w@w@Uldo13w@-*Uldo14w@w@ldo15w@w@ldo16)B)Bldo17URldo18)B-*ldo192j@2j@ldo20)B-*Uzldo21)B-*Uldo222j@2j@ldo23-2ldo24//Uldo252j@2j@USldo26OOU}ldo282j@2j@Uflvs1w@w@lvs2w@w@pm8005-rpmh-regulators2qcom,pm8005-rpmh-regulators c    smps3 ' 'interrupt-controller@17a00000 2arm,gic-v3 &G2 "  Umsi-controller@17a400002arm,gic-v3-its " Fdisableddma-controller@171840002qcom,bam-v1.7.0"@' 4 %Utimer@17c90000 & 2arm,armv7-timer-mem"frame@17ca0000A"frame@17cc0000A " Fdisabledframe@17cd0000A  " Fdisabledframe@17ce0000A  " Fdisabledframe@17cf0000A  " Fdisabledframe@17d00000A  " Fdisabledframe@17d10000A  " Fdisabledinterconnect@17d410002qcom,sdm845-osm-l3" * xoalternate?U cpufreq@17d430002qcom,cpufreq-hw "0Xfreq-domain0freq-domain1 * xoalternateNUwifi@188000002qcom,wcn3990-wifiFokay"membasecxo_ref_clk_pin  %@avQRSthermal-zonescpu0-thermaltripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu1-thermaltripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu2-thermaltripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu3-thermaltripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu4-thermaltripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu5-thermaltripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu6-thermal tripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu7-thermal tripstrip-point0_passivetrip-point1spassivecpu_crit criticalaoss0-thermaltripstrip-point0_hotcluster0-thermaltripstrip-point0_hotcluster0_crit criticalcluster1-thermaltripstrip-point0_hotcluster1_crit criticalgpu-top-thermal tripstrip-point0_hotgpu-bottom-thermal tripstrip-point0_hotaoss1-thermaltripstrip-point0_hotq6-modem-thermaltripstrip-point0_hotmem-thermaltripstrip-point0_hotwlan-thermaltripstrip-point0_hotq6-hvx-thermaltripstrip-point0_hotcamera-thermaltripstrip-point0_hotvideo-thermaltripstrip-point0_hotmodem-thermaltripstrip-point0_hotpm8998-thermaltripspm8998-alert0(passivepm8998-critH criticalbacklight2pwm-backlight @%defaultUppvar-sys-regulator2regulator-fixed  ppvar_sysUsrc-vph-pwr-regulator2regulator-fixed  src_vph_pwrUpp5000-a-regulator2regulator-fixed  pp5000_aLK@LK@src-vreg-bob-regulator2regulator-fixed  src_vreg_bob66Upp3300-dx-edp-regulator2regulator-fixed pp3300_dx_edp2Z2Z %@+*defaultUpm8998-smps42regulator-fixed src_pp1800_s4aw@w@UAgpio-keys 2gpio-keysdefaultpen-insert MPen Insert @w ^=Npanel2innolux,p120zdg-bf1\EportsportendpointLUD interrupt-parent#address-cells#size-cellsmodelcompatiblei2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8i2c9i2c10i2c11i2c12i2c13i2c14i2c15spi0spi1spi2spi3spi4spi5spi6spi7spi8spi9spi10spi11spi12spi13spi14spi15bluetooth0hsuart0serial0wifi0stdout-pathdevice_typeregrangesno-maphwlocksqcom,client-idqcom,vmidphandleenable-methodcpu-idle-statescapacity-dmips-mhzdynamic-power-coefficientqcom,freq-domainoperating-points-v2interconnects#cooling-cellsnext-level-cachecpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopopp-sharedopp-hzopp-peak-kBpsinterrupts#clock-cellsclock-frequencyclock-output-namesinterrupts-extendedinterrupt-namesclocksclock-namesmemory-regionqcom,qmpqcom,smem-statesqcom,smem-state-namesstatuslabelqcom,remote-pidmboxesqcom,glink-channelsqcom,domainqcom,intentsqcom,protection-domain#sound-dai-cellsiommusqcom,non-secure-domainsyscon#hwlock-cellsqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-ranges#reset-cells#power-domain-cellsbitsrequired-opps#dma-cellsdma-channelsdma-channel-maskinterconnect-namespinctrl-namespinctrl-0power-domainsdmasdma-namesenable-gpiosvpll-supplyvccio-supplyvcca-supplyvcc-supplyno-hpdremote-endpointspi-max-frequencyvddio-supplyvddxo-supplyvddrf-supplyvddch0-supplymax-speed#pwm-cellsgoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapvdd-supplyvddl-supplypost-power-on-delay-mshid-descr-addrvcc33-supplyreset-gpiosreg-nameslinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapiommu-mapresetsreset-namesphysphy-namesassigned-clocksassigned-clock-rates#phy-cells#interconnect-cellsqcom,bcm-voterslanes-per-directionfreq-table-hzvcc-max-microampvdda-phy-supplyvdda-pll-supplyqcom,eeqcom,controlled-remotelymodem-initgpio-controller#gpio-cellsgpio-rangeswakeup-parentpinctrl-1gpio-line-namespinsfunctionbias-pull-updrive-strengthbias-pull-downbias-disableinput-enableoutput-highgpio-hogoutput-lowbias-no-pullqcom,halt-regspower-domain-namesarm,scatter-gatherarm,coresight-loses-context-with-cpuvmmc-supplyvqmmc-supplycd-gpiosspi-tx-bus-widthspi-rx-bus-widthqcom,apps-ch-pipesqcom,ea-pcslim-ifc-devqcom,micbias1-microvoltqcom,micbias2-microvoltqcom,micbias3-microvoltqcom,micbias4-microvoltqcom,dout-portsqcom,din-portsqcom,ports-sinterval-lowqcom,ports-offset1qcom,ports-offset2cpusqcom,lmh-temp-arm-millicelsiusqcom,lmh-temp-low-millicelsiusqcom,lmh-temp-high-millicelsiusnvmem-cellsvdda-phy-dpdm-supplyqcom,imp-res-offset-valueqcom,hstx-trim-valueqcom,preemphasis-levelqcom,preemphasis-widthqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkdr_modemaximum-speedassigned-clock-parentsvdda-supplydata-lanesvdds-supplyqcom,gmuopp-level#iommu-cells#global-interruptsqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,channelcell-indexmode-bootloadermode-recoverydebouncelinux,codeio-channelsio-channel-names#io-channel-cells#mbox-cellsqcom,tcs-offsetqcom,drv-idqcom,tcs-configqcom,pmic-idvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s4-supplyvdd-s5-supplyvdd-s6-supplyvdd-s7-supplyvdd-s8-supplyvdd-s9-supplyvdd-s10-supplyvdd-s11-supplyvdd-s12-supplyvdd-s13-supplyvdd-l1-l27-supplyvdd-l2-l8-l17-supplyvdd-l3-l11-supplyvdd-l4-l5-supplyvdd-l6-supplyvdd-l7-l12-l14-l15-supplyvdd-l9-supplyvdd-l10-l23-l25-supplyvdd-l13-l19-l21-supplyvdd-l16-l28-supplyvdd-l18-l22-supplyvdd-l20-l24-supplyvdd-l26-supplyvin-lvs-1-2-supplyregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-always-onregulator-boot-onmsi-controller#msi-cellsnum-channelsqcom,num-eesframe-number#freq-domain-cellsvdd-0.8-cx-mx-supplyvdd-1.8-xo-supplyvdd-1.3-rfa-supplyvdd-3.3-ch0-supplypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresispwmspower-supplyregulator-namevin-supplygpioenable-active-highlinux,input-typewakeup-sourcebacklight