x8i(i ',Qualcomm Technologies, Inc. SDM845 MTP2qcom,sdm845-mtpqcom,sdm845aliases!=/soc@0/geniqup@8c0000/i2c@880000!B/soc@0/geniqup@8c0000/i2c@884000!G/soc@0/geniqup@8c0000/i2c@888000!L/soc@0/geniqup@8c0000/i2c@88c000!Q/soc@0/geniqup@8c0000/i2c@890000!V/soc@0/geniqup@8c0000/i2c@894000![/soc@0/geniqup@8c0000/i2c@898000!`/soc@0/geniqup@8c0000/i2c@89c000!e/soc@0/geniqup@ac0000/i2c@a80000!j/soc@0/geniqup@ac0000/i2c@a84000!o/soc@0/geniqup@ac0000/i2c@a88000!u/soc@0/geniqup@ac0000/i2c@a8c000!{/soc@0/geniqup@ac0000/i2c@a90000!/soc@0/geniqup@ac0000/i2c@a94000!/soc@0/geniqup@ac0000/i2c@a98000!/soc@0/geniqup@ac0000/i2c@a9c000!/soc@0/geniqup@8c0000/spi@880000!/soc@0/geniqup@8c0000/spi@884000!/soc@0/geniqup@8c0000/spi@888000!/soc@0/geniqup@8c0000/spi@88c000!/soc@0/geniqup@8c0000/spi@890000!/soc@0/geniqup@8c0000/spi@894000!/soc@0/geniqup@8c0000/spi@898000!/soc@0/geniqup@8c0000/spi@89c000!/soc@0/geniqup@ac0000/spi@a80000!/soc@0/geniqup@ac0000/spi@a84000!/soc@0/geniqup@ac0000/spi@a88000!/soc@0/geniqup@ac0000/spi@a8c000!/soc@0/geniqup@ac0000/spi@a90000!/soc@0/geniqup@ac0000/spi@a94000!/soc@0/geniqup@ac0000/spi@a98000!/soc@0/geniqup@ac0000/spi@a9c000$/soc@0/geniqup@ac0000/serial@a84000chosenserial0:115200n8memory@80000000memory reserved-memory  hyp-mem@85700000 p`xbl-mem@85e00000 aop-mem@85fc0000 aop-cmd-db-mem@85fe0000 2qcom,cmd-db smem@86000000 2qcom,smem tz@86200000 rmtfs@88f000002qcom,rmtfs-mem #2qseecom@8ab00000 @camera-mem@8bf00000 Pipa-fw@8c400000 @<sipa-gsi@8c410000 APgpu@8c415000 AP <adsp@8c500000 P<!wlan-msa@8df00000 <mpss@8e000000 <zvenus@95800000 P<cdsp@95d00000 <'mba@96500000 P <yslpi@96700000 p@spss@97b00000 cpus cpu@0cpu 2qcom,kryo385 Dpsci Rbcu"(   <l2-cache2cache < l3-cache2cache< cpu@100cpu 2qcom,kryo385 Dpsci Rbcu"(   <l2-cache2cache < cpu@200cpu 2qcom,kryo385 Dpsci Rbcu"(  <l2-cache2cache <cpu@300cpu 2qcom,kryo385 Dpsci Rbcu"(  <l2-cache2cache <cpu@400cpu 2qcom,kryo385 Dpscib Ru(  <l2-cache2cache <cpu@500cpu 2qcom,kryo385 Dpscib Ru(  <l2-cache2cache <cpu@600cpu 2qcom,kryo385 Dpscib Ru(  <l2-cache2cache <cpu@700cpu 2qcom,kryo385 Dpscib Ru(  <l2-cache2cache <cpu-mapcluster0core0core1core2core3core4core5core6core7idle-statespscicpu-sleep-0-02arm,idle-statelittle-power-down@^+;bL<cpu-sleep-0-12arm,idle-statelittle-rail-power-down@h+;^L<cpu-sleep-1-02arm,idle-statebig-power-down@+m;L<cpu-sleep-1-12arm,idle-statebig-rail-power-down@+%;L<cluster-sleep-02arm,idle-statecluster-power-down@ +;'L<cpu0_opp_table2operating-points-v2]<opp-300000000ho 5I>opp-403200000hXo 5I>opp-480000000h8o 5bpopp-576000000h"Uo 5bpopp-652800000h&o 5u0opp-748800000h,oopp-825600000h15oopp-902400000h5Ɉo`opp-979200000h:]hoopp-1056000000h>Hoopp-1132800000hC(o!b@opp-1228800000hI>o!bopp-1324800000hNo!b opp-1420800000hTo.opp-1516800000hZho.'Popp-1612800000h`!`o>'Popp-1689600000hd@o>>opp-1766400000hiI o>V0cpu4_opp_table2operating-points-v2]<opp-300000000ho 5I>opp-403200000hXo 5I>opp-480000000h8oI>opp-576000000h"UoI>opp-652800000h&oI>opp-748800000h,oI>opp-825600000h15o!bopp-902400000h5Ɉo!bopp-979200000h:]ho!bopp-1056000000h>Ho.opp-1132800000hC(o.opp-1209600000hHo>opp-1286400000hLo>opp-1363200000hQ@o>opp-1459200000hVo>opp-1536000000h[oRopp-1612800000h`!`oRopp-1689600000hd@oR'Popp-1766400000hiI o^'Popp-1843200000hmo^'Popp-1920000000hrpon'Popp-1996800000hwon>opp-2092800000h|on>opp-2169600000hQxon>opp-2246400000hXon>opp-2323200000hy8on>opp-2400000000h onV0opp-2476800000honV0opp-2553600000h4onV0opp-2649600000honV0opp-2745600000honopp-2803200000hponpmu2arm,armv8-pmuv3 }timer2arm,armv8-timer0}clocksxo-board 2fixed-clockI xo_board<sleep-clk 2fixed-clock<*firmwarescm2qcom,scm-sdm845qcom,scmremoteproc-adsp2qcom,sdm845-adsp-pas@#wdogfatalreadyhandoverstop-ack xo!"#stop-okay4qcom/sdm845/adsp.mdtglink-edge }BlpassHX$apr 2qcom,apr-v2_apr_audio_svcs apr-service@3  2qcom,q6coreavs/audiomsm/adsp/audio_pdapr-service@4 2qcom,q6afe avs/audiomsm/adsp/audio_pddais2qcom,q6afe-dais apr-service@7 2qcom,q6asm avs/audiomsm/adsp/audio_pddais2qcom,q6asm-dais  %!apr-service@8 2qcom,q6adm avs/audiomsm/adsp/audio_pdrouting2qcom,q6adm-routingfastrpc 2qcom,fastrpc_fastrpcglink-apps-dspBadsp compute-cb@32qcom,fastrpc-compute-cb  %#compute-cb@42qcom,fastrpc-compute-cb  %$remoteproc-cdsp2qcom,sdm845-cdsp-pas@B&&&&#wdogfatalreadyhandoverstop-ack xo'"(stop-okay4qcom/sdm845/cdsp.mdtglink-edge }>BturingHX$fastrpc 2qcom,fastrpc_fastrpcglink-apps-dspBcdsp compute-cb@12qcom,fastrpc-compute-cb  %0compute-cb@22qcom,fastrpc-compute-cb  %0compute-cb@32qcom,fastrpc-compute-cb  %0compute-cb@42qcom,fastrpc-compute-cb  %0compute-cb@52qcom,fastrpc-compute-cb  %0compute-cb@62qcom,fastrpc-compute-cb  %0compute-cb@72qcom,fastrpc-compute-cb  %0compute-cb@82qcom,fastrpc-compute-cb  %0hwlock2qcom,tcsr-mutex )<smp2p-cdsp 2qcom,smp2p^ }@X$Hmaster-kernelmaster-kernel<(slave-kernel slave-kernel'<<&smp2p-lpass 2qcom,smp2p }X$ Hmaster-kernelmaster-kernel<#slave-kernel slave-kernel'<<smp2p-mpss 2qcom,smp2p }X$Hmaster-kernelmaster-kernel<vslave-kernel slave-kernel'<<uipa-ap-to-modemipa<ripa-modem-to-apipa'<<psmp2p-slpi 2qcom,smp2p }X$Hmaster-kernelmaster-kernelslave-kernel slave-kernel'<psci 2arm,psci-1.0Ksmcsoc@0  M 2simple-busclock-controller@1000002qcom,gcc-sdm845  *+,=bi_tcxobi_tcxo_aosleep_clkpcie_0_pipe_clkpcie_1_pipe_clkXey<-qfprom@7840002qcom,sdm845-qfpromqcom,qfprom x@ hstx-trim-primary@1eb <hstx-trim-secondary@1eb <rng@793000 2qcom,prng-ee y0-@corequp-opp-table2operating-points-v2<6opp-50000000h.opp-75000000hxh/opp-100000000h0opp-128000000h 1dma-controller@8000002qcom,sdm845-gpi-dma }  % -disabled<8geniqup@8c00002qcom,geni-se-qup ` m-ahbs-ahb-d-e %  2 3 qup-core -disabledi2c@8800002qcom,geni-i2c @se-Ddefault4 }Y 56H2 332 qup-corequp-configqup-memory -disabledspi@8800002qcom,geni-spi @se-Ddefault7 }Y 02 33qup-corequp-config 88txrx -disabledserial@8800002qcom,geni-uart @se-Ddefault9 }Y5602 33qup-corequp-config -disabledi2c@8840002qcom,geni-i2c @@se-Fdefault: }Z 56H2 332 qup-corequp-configqup-memory -disabledspi@8840002qcom,geni-spi @@se-Fdefault; }Z 02 33qup-corequp-config -disabledserial@8840002qcom,geni-uart @@se-Fdefault< }Z5602 33qup-corequp-config -disabledi2c@8880002qcom,geni-i2c @se-Hdefault= }[ 56H2 332 qup-corequp-configqup-memory -disabledspi@8880002qcom,geni-spi @se-Hdefault> }[ 02 33qup-corequp-config -disabledserial@8880002qcom,geni-uart @se-Hdefault? }[5602 33qup-corequp-config -disabledi2c@88c0002qcom,geni-i2c @se-Jdefault@ }\ 56H2 332 qup-corequp-configqup-memory -disabledspi@88c0002qcom,geni-spi @se-JdefaultA }\ 02 33qup-corequp-config -disabledserial@88c0002qcom,geni-uart @se-JdefaultB }\5602 33qup-corequp-config -disabledi2c@8900002qcom,geni-i2c @se-LdefaultC }] 56H2 332 qup-corequp-configqup-memory -disabledspi@8900002qcom,geni-spi @se-LdefaultD }] 02 33qup-corequp-config -disabledserial@8900002qcom,geni-uart @se-LdefaultE }]5602 33qup-corequp-config -disabledi2c@8940002qcom,geni-i2c @@se-NdefaultF }^ 56H2 332 qup-corequp-configqup-memory -disabledspi@8940002qcom,geni-spi @@se-NdefaultG }^ 02 33qup-corequp-config -disabledserial@8940002qcom,geni-uart @@se-NdefaultH }^5602 33qup-corequp-config -disabledi2c@8980002qcom,geni-i2c @se-PdefaultI }_ 56H2 332 qup-corequp-configqup-memory -disabledspi@8980002qcom,geni-spi @se-PdefaultJ }_ 02 33qup-corequp-config -disabledserial@8980002qcom,geni-uart @se-PdefaultK }_5602 33qup-corequp-config -disabledi2c@89c0002qcom,geni-i2c @se-RdefaultL }` 56 -disabledspi@89c0002qcom,geni-spi @se-RdefaultM }` 02 33qup-corequp-config -disabledserial@89c0002qcom,geni-uart @se-RdefaultN }`5602 33qup-corequp-config -disableddma-controller@0xa000002qcom,sdm845-gpi-dma }%&'()*+  % -disabledgeniqup@ac00002qcom,geni-se-qup ` m-ahbs-ahb-f-g %  O 3 qup-core-okayi2c@a800002qcom,geni-i2c @se-TdefaultP }a 56HO 33O qup-corequp-configqup-memory -disabledspi@a800002qcom,geni-spi @se-TdefaultQ }a 0O 33qup-corequp-config -disabledserial@a800002qcom,geni-uart @se-TdefaultR }a560O 33qup-corequp-config -disabledi2c@a840002qcom,geni-i2c @@se-VdefaultS }b 56HO 33O qup-corequp-configqup-memory -disabledspi@a840002qcom,geni-spi @@se-VdefaultT }b 0O 33qup-corequp-config -disabledserial@a840002qcom,geni-debug-uart @@se-VdefaultU }b560O 33qup-corequp-config-okayi2c@a880002qcom,geni-i2c @se-XdefaultV }c 56HO 33O qup-corequp-configqup-memory-okayspi@a880002qcom,geni-spi @se-XdefaultW }c 0O 33qup-corequp-config -disabledserial@a880002qcom,geni-uart @se-XdefaultX }c560O 33qup-corequp-config -disabledi2c@a8c0002qcom,geni-i2c @se-ZdefaultY }d 56HO 33O qup-corequp-configqup-memory -disabledspi@a8c0002qcom,geni-spi @se-ZdefaultZ }d 0O 33qup-corequp-config -disabledserial@a8c0002qcom,geni-uart @se-Zdefault[ }d560O 33qup-corequp-config -disabledi2c@a900002qcom,geni-i2c @se-\default\ }e 56HO 33O qup-corequp-configqup-memory -disabledspi@a900002qcom,geni-spi @se-\default] }e 0O 33qup-corequp-config -disabledserial@a900002qcom,geni-uart @se-\default^ }e560O 33qup-corequp-config -disabledi2c@a940002qcom,geni-i2c @@se-^default_ }f 56HO 33O qup-corequp-configqup-memory -disabledspi@a940002qcom,geni-spi @@se-^default` }f 0O 33qup-corequp-config -disabledserial@a940002qcom,geni-uart @@se-^defaulta }f560O 33qup-corequp-config -disabledi2c@a980002qcom,geni-i2c @se-`defaultb }g 56HO 33O qup-corequp-configqup-memory -disabledspi@a980002qcom,geni-spi @se-`defaultc }g 0O 33qup-corequp-config -disabledserial@a980002qcom,geni-uart @se-`defaultd }g560O 33qup-corequp-config -disabledi2c@a9c0002qcom,geni-i2c @se-bdefaulte }h 56 -disabledHO 33O qup-corequp-configqup-memoryspi@a9c0002qcom,geni-spi @se-bdefaultf }h 0O 33qup-corequp-config -disabledserial@a9c0002qcom,geni-uart @se-bdefaultg }h560O 33qup-corequp-config -disabledsystem-cache-controller@11000002qcom,sdm845-llcc   0llcc_basellcc_broadcast_base }Fpci@1c000002qcom,pcie-sdm845@  `` `parfdbielbiconfigpci)3 8 ` ` `0`0 }msi<=P8-.-)-+---/-0-0pipeauxcfgbus_masterbus_slaveslave_q2atbu %^%%%%%%%%% % % % % %%%h-opci-{+pciephy -disabledphy@1c060002qcom,sdm845-qmp-pcie-phy `   -9-+-,-:auxcfg_ahbrefrefgenh-ophy-: -disabledphy@1c06200@ b(dhfp-.pipe0pcie_0_pipe_clk<+pci@1c080002qcom,pcie-sdm845@  @@ @parfdbielbiconfigpci)3 8 @ @ @0@0 }3msi<=P@-6-1-3-5-7-8-4-4pipeauxcfgbus_masterbus_slaveslave_q2areftbu-1$ %^%%%%%%%%% %  %  %  %  % %%h-opci-{,pciephy -disabledphy@1c0a0002qcom,sdm845-qhp-pcie-phy    -9-3-4-:auxcfg_ahbrefrefgenh-ophy-: -disabledphy@1c062000 -6pipe0pcie_1_pipe_clk<,interconnect@13800002qcom,sdm845-mem-noc 8rh< interconnect@14e00002qcom,sdm845-dc-noc Nhinterconnect@15000002qcom,sdm845-config-noc PPh<3interconnect@16200002qcom,sdm845-system-noc bh<qinterconnect@16e00002qcom,sdm845-aggre1-noc nPh<2interconnect@17000002qcom,sdm845-aggre2-noc ph<Ointerconnect@17400002qcom,sdm845-mmss-noc th<ufshc@1d84000+2qcom,sdm845-ufshcqcom,ufshcjedec,ufs-2.0  @%stdice } {iufsphy-Xh-orst %{core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clkice_core_clkH---- ----H <4`р-okay j k '<lphy@1d870002qcom,sdm845-qmp-ufs-phy p   refref_aux--hloufsphy-okay(m8nphy@1d87400P tv|xz<idma-controller@1dc40002qcom,bam-v1.7.0 @@ } bam_clkHP0%%%%<ocrypto@1dfa0002qcom,crypto-v5.4 ߠ`- - ifacebuscoreoorxtx0%%%%ipa@1e400002qcom,sdm845-ipa% %"0 pp @ipa-regipa-sharedgsi87pp(ipagsiipa-clock-queryipa-setup-ready coreHO Oq 3memoryimemconfigrr*ipa-clock-enabled-validipa-clock-enabled-okayssyscon@1f400002syscon <)pinctrl@34000002qcom,sdm845-pinctrl @ }iy'<jtQ<jcci0-defaultgpio17gpio18cci_i2c<cci0-sleepgpio17gpio18cci_i2c<cci1-defaultgpio19gpio20cci_i2c<cci1-sleepgpio19gpio20cci_i2c<qspi-clkpinmuxgpio95 qspi_clkqspi-cs0pinmuxgpio90qspi_csqspi-cs1pinmuxgpio89qspi_csqspi-data01pinmux-datagpio91gpio92 qspi_dataqspi-data12pinmux-datagpio93gpio94 qspi_dataqup-i2c0-default<4pinmux gpio0gpio1qup0qup-i2c1-default<:pinmuxgpio17gpio18qup1qup-i2c2-default<=pinmuxgpio27gpio28qup2qup-i2c3-default<@pinmuxgpio41gpio42qup3qup-i2c4-default<Cpinmuxgpio89gpio90qup4qup-i2c5-default<Fpinmuxgpio85gpio86qup5qup-i2c6-default<Ipinmuxgpio45gpio46qup6qup-i2c7-default<Lpinmuxgpio93gpio94qup7qup-i2c8-default<Ppinmuxgpio65gpio66qup8qup-i2c9-default<Spinmux gpio6gpio7qup9qup-i2c10-default<Vpinmuxgpio55gpio56qup10pinconfgpio55gpio56qup-i2c11-default<Ypinmuxgpio31gpio32qup11qup-i2c12-default<\pinmuxgpio49gpio50qup12qup-i2c13-default<_pinmuxgpio105gpio106qup13qup-i2c14-default<bpinmuxgpio33gpio34qup14qup-i2c15-default<epinmuxgpio81gpio82qup15qup-spi0-default<7pinmuxgpio0gpio1gpio2gpio3qup0configgpio0gpio1gpio2gpio3qup-spi1-default<;pinmuxgpio17gpio18gpio19gpio20qup1qup-spi2-default<>pinmuxgpio27gpio28gpio29gpio30qup2qup-spi3-default<Apinmuxgpio41gpio42gpio43gpio44qup3qup-spi4-default<Dpinmuxgpio89gpio90gpio91gpio92qup4qup-spi5-default<Gpinmuxgpio85gpio86gpio87gpio88qup5qup-spi6-default<Jpinmuxgpio45gpio46gpio47gpio48qup6qup-spi7-default<Mpinmuxgpio93gpio94gpio95gpio96qup7qup-spi8-default<Qpinmuxgpio65gpio66gpio67gpio68qup8qup-spi9-default<Tpinmuxgpio6gpio7gpio4gpio5qup9qup-spi10-default<Wpinmuxgpio55gpio56gpio53gpio54qup10qup-spi11-default<Zpinmuxgpio31gpio32gpio33gpio34qup11qup-spi12-default<]pinmuxgpio49gpio50gpio51gpio52qup12qup-spi13-default<`pinmux gpio105gpio106gpio107gpio108qup13qup-spi14-default<cpinmuxgpio33gpio34gpio31gpio32qup14qup-spi15-default<fpinmuxgpio81gpio82gpio83gpio84qup15qup-uart0-default<9pinmux gpio2gpio3qup0qup-uart1-default<<pinmuxgpio19gpio20qup1qup-uart2-default<?pinmuxgpio29gpio30qup2qup-uart3-default<Bpinmuxgpio43gpio44qup3qup-uart4-default<Epinmuxgpio91gpio92qup4qup-uart5-default<Hpinmuxgpio87gpio88qup5qup-uart6-default<Kpinmuxgpio47gpio48qup6qup-uart7-default<Npinmuxgpio95gpio96qup7qup-uart8-default<Rpinmuxgpio67gpio68qup8qup-uart9-default<Upinmux gpio4gpio5qup9pinconf-txgpio4pinconf-rxgpio5qup-uart10-default<Xpinmuxgpio53gpio54qup10qup-uart11-default<[pinmuxgpio33gpio34qup11qup-uart12-default<^pinmuxgpio51gpio52qup12qup-uart13-default<apinmuxgpio107gpio108qup13qup-uart14-default<dpinmuxgpio31gpio32qup14qup-uart15-default<gpinmuxgpio83gpio84qup15quat_mi2s_sleepmuxgpio58gpio59gpioconfiggpio58gpio59quat_mi2s_activemuxgpio58gpio59 qua_mi2sconfiggpio58gpio59quat_mi2s_sd0_sleepmuxgpio60gpioconfiggpio60quat_mi2s_sd0_activemuxgpio60 qua_mi2sconfiggpio60quat_mi2s_sd1_sleepmuxgpio61gpioconfiggpio61quat_mi2s_sd1_activemuxgpio61 qua_mi2sconfiggpio61quat_mi2s_sd2_sleepmuxgpio62gpioconfiggpio62quat_mi2s_sd2_activemuxgpio62 qua_mi2sconfiggpio62quat_mi2s_sd3_sleepmuxgpio63gpioconfiggpio63quat_mi2s_sd3_activemuxgpio63 qua_mi2sconfiggpio63sdc2-clk<pinconf sdc2_clksdc2-cmd<pinconf sdc2_cmdsdc2-data<pinconf sdc2_datasd-card-det-n<pinmuxgpio126gpiopinconfgpio126remoteproc@40800002qcom,sdm845-mss-pil  H qdsp6rmbL uuuuu0wdogfatalreadyhandoverstop-ackshutdown-ack@-$-'--%-(-&-@ 2ifacebusmemgpll0_msssnoc_aximnoc_axiprngxo"vstophwx omss_restartpdc_reset)0P@555 "cxmxmss-okay*4qcom/sdm845/mba.mbnqcom/sdm845/modem.mbnmbaympsszglink-edge }BmodemHX$ clock-controller@50900002qcom,sdm845-gpucc  Xe -- 8bi_tcxogcc_gpu_gpll0_clk_srcgcc_gpu_gpll0_div_clk_src<stm@6002000 2arm,coresight-stmarm,primecell   (stm-basestm-stimulus-base" apb_pclkout-portsportendpoint5{<}funnel@6041000+2arm,coresight-dynamic-funnelarm,primecell " apb_pclkout-portsportendpoint5|<in-ports port@7 endpoint5}<{funnel@6043000+2arm,coresight-dynamic-funnelarm,primecell 0" apb_pclkout-portsportendpoint5~<in-ports port@5 endpoint5<funnel@6045000+2arm,coresight-dynamic-funnelarm,primecell P" apb_pclkout-portsportendpoint5<in-ports port@0 endpoint5<|port@2 endpoint5<~replicator@6046000/2arm,coresight-dynamic-replicatorarm,primecell `" apb_pclkout-portsportendpoint5<in-portsportendpoint5<etf@6047000 2arm,coresight-tmcarm,primecell p" apb_pclkout-portsportendpoint5<in-ports port@1 endpoint5<etr@6048000 2arm,coresight-tmcarm,primecell " apb_pclkEin-portsportendpoint5<etm@7040000"2arm,coresight-etm4xarm,primecell " apb_pclkXout-portsportendpoint5<etm@7140000"2arm,coresight-etm4xarm,primecell " apb_pclkXout-portsportendpoint5<etm@7240000"2arm,coresight-etm4xarm,primecell $" apb_pclkXout-portsportendpoint5<etm@7340000"2arm,coresight-etm4xarm,primecell 4" apb_pclkXout-portsportendpoint5<etm@7440000"2arm,coresight-etm4xarm,primecell D" apb_pclkXout-portsportendpoint5<etm@7540000"2arm,coresight-etm4xarm,primecell T" apb_pclkXout-portsportendpoint5<etm@7640000"2arm,coresight-etm4xarm,primecell d" apb_pclkXout-portsportendpoint5<etm@7740000"2arm,coresight-etm4xarm,primecell t" apb_pclkXout-portsportendpoint5<funnel@7800000+2arm,coresight-dynamic-funnelarm,primecell " apb_pclkout-portsportendpoint5<in-ports port@0 endpoint5<port@1 endpoint5<port@2 endpoint5<port@3 endpoint5<port@4 endpoint5<port@5 endpoint5<port@6 endpoint5<port@7 endpoint5<funnel@7810000+2arm,coresight-dynamic-funnelarm,primecell " apb_pclkout-portsportendpoint5<in-portsportendpoint5<sdhci@8804000$2qcom,sdm845-sdhciqcom,sdhci-msm-v5 @}hc_irqpwr_irq-h-i ifacecorexo %5-okaydefault} j~sdhc2-opp-table2operating-points-v2<opp-9600000h|.opp-19200000h$/opp-100000000h0opp-201500000h `qspi-opp-table2operating-points-v2<opp-19200000h$.opp-100000000h/opp-150000000hр0opp-300000000h1spi@88df0002qcom,sdm845-qspiqcom,qspi-v1   }R-- ifacecore5 -disabledslim@171c00002qcom,slim-ngd-v2.1.0  }xp-okay rxtxtx2rx2 % ngd@1  ifd@0 2slim217,250 <codec@1 2slim217,250  j6'<|mclkw@w@w@w@ <gpio-controller@422qcom,wcd9340-gpioiy Bswm@c852qcom,soundwire-v1.3.0 @*:I??b   uiface lmh@17d708002qcom,sdm845-lmh  }!q$s'<<lmh@17d788002qcom,sdm845-lmh ׈ } q$s'<<soundphy@88e2000(2qcom,sdm845-qusb2-phyqcom,qusb2-v2-phy  -okay-  cfg_ahbrefh-m8   1 F ]<phy@88e3000(2qcom,sdm845-qusb2-phyqcom,qusb2-v2-phy 0-okay-  cfg_ahbrefh- m8   1<phy@88e90002qcom,sdm845-qmp-usb3-phy  -okay   ----auxcfg_ahbrefcom_auxh-- ophycommon(n8mphy@88e9200` ((-pipe0usb3_phy_pipe_clk_src<phy@88eb0002qcom,sdm845-qmp-usb3-uni-phy -okay   ----auxcfg_ahbrefcom_auxh-- ophycommon(n8mphy@88eb200@ (p-pipe0usb3_uni_phy_pipe_clk_src<usb@a6f88002qcom,sdm845-dwc3qcom,dwc3 o-okay  M(- ----#cfg_noccoreifacesleepmock_utmi--$р0}2hs_phy_irqss_phy_irqdm_hs_phy_irqdp_hs_phy_irq-h-0O 3)usb-ddrapps-usbusb@a600000 2snps,dwc3 ` } %@ t {usb2-phyusb3-phy peripheralusb@a8f88002qcom,sdm845-dwc3qcom,dwc3 -okay  M(- ----#cfg_noccoreifacesleepmock_utmi--$р0}2hs_phy_irqss_phy_irqdm_hs_phy_irqdp_hs_phy_irq-h-0O 3*usb-ddrapps-usbusb@a800000 2snps,dwc3  } %` t {usb2-phyusb3-phy peripheralvideo-codec@aa000002qcom,sdm845-venus-v2  } 5"venusvcodec0vcodec1cx8  Acoreifacebusvcodec0_corevcodec0_busvcodec1_corevcodec1_bus%%0 3+video-memcpu-cfg-okayvideo-core02venus-decodervideo-core12venus-encodervenus-opp-table2operating-points-v2<opp-100000000h.opp-200000000h /opp-320000000h0opp-380000000hWopp-444000000hv1opp-533000097hclock-controller@ab000002qcom,sdm845-videocc  bi_tcxoeX<camss@a000002qcom,sdm845-camss 0 ˠ ̀ P ` p ƀ @ `@ @@Ecsid0csid1csid2csiphy0csiphy1csiphy2csiphy3vfe0vfe1vfe_litex}Ecsid0csid1csid2csiphy0csiphy1csiphy2csiphy3vfe0vfe1vfe_lite  %&,-23  --RS!"$#()+*/10camnoc_axicpas_ahbcphy_rx_srccsi0csi0_srccsi1csi1_srccsi2csi2_srccsiphy0csiphy0_timercsiphy0_timer_srccsiphy1csiphy1_timercsiphy1_timer_srccsiphy2csiphy2_timercsiphy2_timer_srccsiphy3csiphy3_timercsiphy3_timer_srcgcc_camera_ahbgcc_camera_axislow_ahb_srcsoc_ahbvfe0_axivfe0vfe0_cphy_rxvfe0_srcvfe1_axivfe1vfe1_cphy_rxvfe1_srcvfe_litevfe_lite_cphy_rxvfe_lite_src0%%% %  -disabledports cci@ac4a0002qcom,sdm845-cci  Ġ@ }0SR 5camnoc_axisoc_ahbslow_ahb_srccpas_ahbccicci_srcĴ<4`defaultsleep  -disabledi2c-bus@0 B@ i2c-bus@1 B@ clock-controller@ad000002qcom,sdm845-camcc Xe bi_tcxo<dsi-opp-table2operating-points-v2<opp-19200000h$.opp-180000000h /opp-275000000hd*0opp-328580000hopp-358000000hV1mdss@ae000002qcom,sdm845-mdss mdss  ifacecore  }S'<0  mdp0-memmdp1-mem%% -okay  <mdp@ae010002qcom,sdm845-dpu    mdpvbif(- gcc-busifacebuscorevsync $5}ports port@0 endpoint5<port@1 endpoint5<mdp-opp-table2operating-points-v2<opp-19200000h$.opp-171428571h 7/opp-344000000hopp-430000000hG1dsi@ae940002qcom,mdss-dsi-ctrl @ dsi_ctrl}0$bytebyte_intfpixelcoreifacebus 5{dsi-okay  n  ports port@0 endpoint5<port@1 endpoint5 <panel@02truly,nt35597-2K-display   j j4ports port@0 endpoint5<port@1 endpoint5<dsi-phy@ae944002qcom,dsi-phy-10nm0 D F Jdsi_phydsi_phy_lanedsi_pll  ifaceref-okay m<dsi@ae960002qcom,mdss-dsi-ctrl ` dsi_ctrl}0 $bytebyte_intfpixelcoreifacebus 5{dsi-okay  n ports port@0 endpoint5<port@1 endpoint5 <dsi-phy@ae964002qcom,dsi-phy-10nm0 d f jdsi_phydsi_phy_lanedsi_pll  ifaceref-okay m<gpu@50000002qcom,adreno-630.2qcom,adreno   kgsl_3d0_reg_memorycx_mem },   gfx-mem-okayopp-table2operating-points-v2<opp-710000000h*Q (onopp-675000000h(; (onopp-596000000h#= (@o^opp-520000000h (o^opp-414000000h# (o>opp-342000000hb (o)opp-257000000hQ@ (@o%zap-shader4qcom/sdm845/a630_zap.mbniommu@504000022qcom,sdm845-smmu-v2qcom,adreno-smmuqcom,smmu-v2  2 ?x}lmnopqrs-!- busiface<gmu@506a000&2qcom,adreno-gmu-630.2qcom,adreno-gmu0  ( Hgmugmu_pdcgmu_pdc_seq}01hfigmu --!gmucxoaximemnoc"cxgx-okay<opp-table2operating-points-v2<opp-400000000hׄ (opp-200000000h  (0clock-controller@af000002qcom,sdm845-dispcc @ --bi_tcxogcc_disp_gpll0_clk_srcgcc_disp_gpll0_div_clk_srcdsi0_phy_pll_out_byteclkdsi0_phy_pll_out_dsiclkdsi1_phy_pll_out_byteclkdsi1_phy_pll_out_dsiclkdp_link_clk_divsel_tendp_vco_divided_clk_src_muxXe<interrupt-controller@b2200002qcom,sdm845-pdcqcom,pdc "$ R^^asv<'<treset-controller@b2e00002qcom,sdm845-pdc-global .X<xthermal-sensor@c263000 2qcom,sdm845-tsensqcom,tsens-v2  &0 "  b }uplowcritical p<thermal-sensor@c265000 2qcom,sdm845-tsensqcom,tsens-v2  &P "0 b}uplowcritical p<reset-controller@c2a00002qcom,sdm845-aoss-cc *X<wpower-controller@c300000#2qcom,sdm845-aoss-qmpqcom,aoss-qmp 0 }X$<"cxebispmi@c4400002qcom,spmi-pmic-arbP D ``p @`corechnlsobsrvrintrcnfg periph_irq }H  '< pmic@02qcom,pm8998qcom,spmi-pmic  pon@8002qcom,pm8998-pon   pwrkey2qcom,pm8941-pwrkey} =  ttemp-alarm@24002qcom,spmi-temp-alarm $}$  thermal p<coincell@28002qcom,pm8941-coincell ( -disabledadc@31002qcom,spmi-adc-rev2 1}1  <adc-chan@6  Bdie_tempadc-chan@4c L Bxo_therm  adc-chan@4d M Bmsm_therm  adc-chan@4f O Bpa_therm1  adc-chan@51 Q Bquiet_therm  adc-chan@83 Bvph_pwr  adc-chan@85 Bvcoin  adc-tm@34002qcom,spmi-adc-tm-hc 4}4 p -okay<xo-thermistor@1  L  msm-thermistor@2  M  pa-thermistor@3  O  quiet-thermistor@4  Q  rtc@60002qcom,pm8941-rtc `a rtcalarm}agpios@c000 2qcom,pm8998-gpioqcom,spmi-gpio iy'<<pmic@12qcom,pm8998qcom,spmi-pmic  pmic@22qcom,pmi8998qcom,spmi-pmic  gpios@c000!2qcom,pmi8998-gpioqcom,spmi-gpio iy'<<pmic@32qcom,pmi8998qcom,spmi-pmic  labibb2qcom,pmi8998-lab-ibbibb } sc-errocplab } sc-errocpleds@d8002qcom,pmi8998-wled  } ovpshort Bbacklight -disabledimem@146bf000 2simple-mfd k  kpil-reloc@94c2qcom,pil-reloc-info Liommu@15000000!2qcom,sdm845-smmu-500arm,mmu-500  2 ? }A`abcdefghijklmnopqrstuv;<=>?@ABCDEFGHIJKLMNOPQRSTUVW<%clock-controller@170140002qcom,sdm845-lpasscc  @0 ccqdsp6ss -disabledinterconnect@179000002qcom,sdm845-gladiator-noc Ѐh<watchdog@17980000#2qcom,apss-wdt-sdm845qcom,kpss-wdt * }mailbox@179900002qcom,sdm845-apss-shared  '<$rsc@179c0000 Bapps_rsc2qcom,rpmh-rsc0 drv-0drv-1drv-2$} 3  C Obcm-voter2qcom,bcm-voter<hclock-controller2qcom,sdm845-rpmh-clkxo< power-controller2qcom,sdm845-rpmhpde<5opp-table2operating-points-v2<opp1 (opp2 (0<.opp3 (@</opp4 (<0opp5 (<opp6 (<1opp7 (@opp8 (Popp9 (<opp10 (pm8998-rpmh-regulators2qcom,pm8998-rpmh-regulators _a l z            & 8 M _ p ~        smps2 / Gsmps3 /@ G@<smps5 /  G <smps7 /  G<ldo1 / m G m _<mldo2 /O GO _ vldo3 /B@ GB@ _ldo5 / 5 G 5 _<ldo6 /R GR _ldo7 /w@ Gw@ _<ldo8 /O G  _ldo9 /@ G, _ldo10 /@ G, _ldo11 /B@ G _ldo12 /w@ Gw@ _<ldo13 /w@ G-* _<ldo14 /w@ Gw@ _<ldo15 /w@ Gw@ _ldo16 /)B G)B _ldo17 / G _<ldo18 /)B G-* _ldo19 /+@ G/] _ldo20 /)B G-* _<kldo21 /)B G-* _<ldo22 /+ G2 _ldo23 /- G2 _ldo24 // G/ _<ldo25 /2Z G2 _<ldo26 /O GO _<nldo28 /+@ G- _lvs1 /w@ Gw@lvs2 /w@ Gw@pmi8998-rpmh-regulators2qcom,pmi8998-rpmh-regulators _b bob /2 G6 _ <pm8005-rpmh-regulators2qcom,pm8005-rpmh-regulators _c l z  smps3 / ' G 'interrupt-controller@17a00000 2arm,gic-v3  <'   } <msi-controller@17a400002arm,gic-v3-its    -disableddma-controller@171840002qcom,bam-v1.7.0P @  }H  %<timer@17c90000  2arm,armv7-timer-mem frame@17ca0000 } frame@17cc0000  }  -disabledframe@17cd0000  }   -disabledframe@17ce0000  }   -disabledframe@17cf0000  }   -disabledframe@17d00000  }   -disabledframe@17d10000  }   -disabledinterconnect@17d410002qcom,sdm845-osm-l3  - xoalternate< cpufreq@17d430002qcom,cpufreq-hw  0Xfreq-domain0freq-domain1 - xoalternate <wifi@188000002qcom,wcn3990-wifi-okay membasecxo_ref_clk_pin } %@+>thermal-zonescpu0-thermalQgutripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu1-thermalQgutripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu2-thermalQgutripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu3-thermalQgutripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu4-thermalQgutripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu5-thermalQgutripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu6-thermalQgu tripstrip-point0_passivetrip-point1spassivecpu_crit criticalcpu7-thermalQgu tripstrip-point0_passivetrip-point1spassivecpu_crit criticalaoss0-thermalQgutripstrip-point0_hotcluster0-thermalQgutripstrip-point0_hotcluster0_crit criticalcluster1-thermalQgutripstrip-point0_hotcluster1_crit criticalgpu-top-thermalQgu tripstrip-point0_hotgpu-bottom-thermalQgu tripstrip-point0_hotaoss1-thermalQgutripstrip-point0_hotq6-modem-thermalQgutripstrip-point0_hotmem-thermalQgutripstrip-point0_hotwlan-thermalQgutripstrip-point0_hotq6-hvx-thermalQgutripstrip-point0_hotcamera-thermalQgutripstrip-point0_hotvideo-thermalQgutripstrip-point0_hotmodem-thermalQgutripstrip-point0_hotpm8998-thermalQgutripspm8998-alert0(passivepm8998-critH criticalxo-thermalQgutripstrip-pointH'passivemsm-thermalQgutripstrip-pointH'passivepa-thermalQgutripstrip-pointH'passivequiet-thermalQgutripstrip-pointH'passivevph-pwr-regulator2regulator-fixedvph_pwr /8u  G8u <pm8998-smps42regulator-fixed vreg_s4a_1p8 /w@ Gw@ v< interrupt-parent#address-cells#size-cellsmodelcompatiblei2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8i2c9i2c10i2c11i2c12i2c13i2c14i2c15spi0spi1spi2spi3spi4spi5spi6spi7spi8spi9spi10spi11spi12spi13spi14spi15serial0stdout-pathdevice_typeregrangesno-maphwlocksqcom,client-idqcom,vmidphandleenable-methodcpu-idle-statescapacity-dmips-mhzdynamic-power-coefficientqcom,freq-domainoperating-points-v2interconnects#cooling-cellsnext-level-cachecpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopopp-sharedopp-hzopp-peak-kBpsinterrupts#clock-cellsclock-frequencyclock-output-namesinterrupts-extendedinterrupt-namesclocksclock-namesmemory-regionqcom,qmpqcom,smem-statesqcom,smem-state-namesstatusfirmware-namelabelqcom,remote-pidmboxesqcom,glink-channelsqcom,domainqcom,intentsqcom,protection-domain#sound-dai-cellsiommusqcom,non-secure-domainsyscon#hwlock-cellsqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-ranges#reset-cells#power-domain-cellsprotected-clocksbitsrequired-opps#dma-cellsdma-channelsdma-channel-maskinterconnect-namespinctrl-namespinctrl-0power-domainsdmasdma-namesreg-nameslinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapiommu-mapresetsreset-namesphysphy-namesassigned-clocksassigned-clock-rates#phy-cells#interconnect-cellsqcom,bcm-voterslanes-per-directionfreq-table-hzreset-gpiosvcc-supplyvcc-max-microampvdda-phy-supplyvdda-pll-supplyqcom,eeqcom,controlled-remotelygpio-controller#gpio-cellsgpio-rangeswakeup-parentgpio-reserved-rangespinsfunctionbias-pull-updrive-strengthbias-pull-downbias-disableinput-enableoutput-highqcom,halt-regspower-domain-namesremote-endpointarm,scatter-gatherarm,coresight-loses-context-with-cpuvmmc-supplyvqmmc-supplycd-gpiosqcom,apps-ch-pipesqcom,ea-pcslim-ifc-devqcom,micbias1-microvoltqcom,micbias2-microvoltqcom,micbias3-microvoltqcom,micbias4-microvoltqcom,dout-portsqcom,din-portsqcom,ports-sinterval-lowqcom,ports-offset1qcom,ports-offset2cpusqcom,lmh-temp-arm-millicelsiusqcom,lmh-temp-low-millicelsiusqcom,lmh-temp-high-millicelsiusnvmem-cellsvdd-supplyvdda-phy-dpdm-supplyqcom,imp-res-offset-valueqcom,hstx-trim-valueqcom,preemphasis-levelqcom,preemphasis-widthsnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkdr_modepinctrl-1assigned-clock-parentsvdda-supplyqcom,dual-dsi-modeqcom,master-dsidata-lanesmode-gpiosvdds-supplyqcom,gmuopp-level#iommu-cells#global-interruptsqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,channelcell-indexmode-bootloadermode-recoverydebouncelinux,codeio-channelsio-channel-names#io-channel-cellsqcom,ratiometricqcom,hw-settle-time-us#mbox-cellsqcom,tcs-offsetqcom,drv-idqcom,tcs-configqcom,pmic-idvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s4-supplyvdd-s5-supplyvdd-s6-supplyvdd-s7-supplyvdd-s8-supplyvdd-s9-supplyvdd-s10-supplyvdd-s11-supplyvdd-s12-supplyvdd-s13-supplyvdd-l1-l27-supplyvdd-l2-l8-l17-supplyvdd-l3-l11-supplyvdd-l4-l5-supplyvdd-l6-supplyvdd-l7-l12-l14-l15-supplyvdd-l9-supplyvdd-l10-l23-l25-supplyvdd-l13-l19-l21-supplyvdd-l16-l28-supplyvdd-l18-l22-supplyvdd-l20-l24-supplyvdd-l26-supplyvin-lvs-1-2-supplyregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-always-onvdd-bob-supplyregulator-allow-bypassmsi-controller#msi-cellsnum-channelsqcom,num-eesframe-number#freq-domain-cellsvdd-0.8-cx-mx-supplyvdd-1.8-xo-supplyvdd-1.3-rfa-supplyvdd-3.3-ch0-supplypolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisregulator-nameregulator-boot-onvin-supply